Coupling I/O channels for the IBM eServer z900: Reengineering required

IBM Journal of Research and Development

Volumn 46, Issue 4-5, 2002, Pages 461-474

  Gregg, Thomas A ^a   Errickson, Richard K ^a  

^a IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COSTS; INPUT OUTPUT PROGRAMS; MICROPROCESSOR CHIPS; PRODUCT DESIGN; PRODUCT DEVELOPMENT; PROGRAM PROCESSORS; REENGINEERING;

INTERSYSTEM CHANNEL (ISC) DESIGN;

SERVERS;

EID: 0036663759     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.464.0461     Document Type: Article

References (13)

1. J.M. Nick, B.B. Moore, J.-Y. Chung, and N.S. Bowen, "S/390 Cluster Technology: Parallel Sysplex," IBM Syst. J. 36, No. 2, 172-201 (1997).
2. J.M. Nick, J. Chung, and N.S. Bowen, "Overview of IBM System/390 Parallel Sysplex - a Commercial Parallel Processing System," Proceedings of the IEEE Symposium on Parallel and Distributed Processing, Los Alamitos, CA, 1996, pp. 488-495.
3. IBM Corporation, MVS/ESA Programming: Sysplex Services Guide, Order No. GC28-1495-02, 1995; available through IBM branch of fices. Chapter 6 describes coupling-facility cache structures, Chapter 7 describes list structures, and Chapter 8 describes lock structures.
4. John Cocke and V. Markstein, "The Evolution of RISC Technology at IBM," IBM J. Res. & Dev. 34, 4-11 (January 1990).
5. G. Radin, "The 801 Minicomputer," SIGARCH Computer Architecture News 10, 39-47 (March 1982).
6. T.A. Gregg, K.M. Pandey, and R.K. Errickson, "The Integrated Cluster Bus for the IBM S/390 Parallel Sysplex," IBM J. Res. & Dev. 43, No. 5/6, 795-806 (September/November 1999).
7. C.L. Rao, G.M. King, and B.A. Weiler, "Integrated Cluster Bus Performance for the IBM S/390 Parallel Sysplex," IBM J. Res. & Dev. 43, No. 5/6, 855-862 (September/November 1999).
8. C.L. Rao and C. Taaffe-Hedglin, "Parallel Sysplex Performance," CMG Trans. 87, 3-7 (Winter 1995).
9. T.A. Gregg, "S/390 CMOS Server I/O: The Continuing Evolution," IBM J. Res. & Dev. 41, No. 4/5, 449-462 (July/September 1997).
10. J.M. Hoke, P.W. Bond, R.R. Livolsi, T.C. Lo, F.S. Pidala, and G. Steinbrueck, "Self-Timed Interface of the Input/Output Subsystem of the IBM eServer z900," IBM J. Res. & Dev. 46, No. 4/5, 447-460 (2002, this issue).
11. J.M. Hoke, P.W. Bond, T. Lo, F.S. Pidala, and G. Steinbrueck, "Self-Timed Interface for S/390 I/O Subsystem Interconnection," IBM J. Res. & Dev. 43, No. 5/6, 829-846 (September/November 1999).
12. K.E. Plambeck, W. Eckert, R.R. Rogers, and C.F. Webb, "Development and Attributes of z/Architecture," IBM J. Res. & Dev. 46, No. 4/5, 367-379 (2002, this issue).
13. D.J. Stigliani, Jr., T.E. Bubb, D.F. Casper, J.H. Chin, S.G. Glassen, J.M. Hoke, V.A. Minassian, J.H. Quick, and C.H. Whitehead, "IBM eServer z900 I/O Subsystem," IBM J. Res. & Dev. 46, No. 4/5, 421-445 (2002, this issue).