Integrated cluster bus for the IBM S/390 parallel sysplex

IBM Journal of Research and Development

Volumn 43, Issue 5, 1999, Pages 795-806

  Gregg, Thomas A ^a   Pandey, Kulwant M ^a   Errickson, Richard K ^a  

^a IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; CLIENT SERVER COMPUTER SYSTEMS; COMPUTER OPERATING SYSTEMS; DATA COMMUNICATION SYSTEMS; FAULT TOLERANT COMPUTER SYSTEMS; INTERFACES (COMPUTER); NETWORK PROTOCOLS; PACKET SWITCHING;

DIRECT MEMORY ADAPTER; INTEGRATED CLUSTER BUS; MESSAGE COMMAND BLOCKS; MESSAGE RESPONSE BLOCK; SELF TIMED INTERFACE;

PARALLEL PROCESSING SYSTEMS;

EID: 0033333506     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.435.0795     Document Type: Article

References (11)

1. J. M. Nick, B. B. Moore, J.-Y. Chung, and N. S. Bowen, "S/390 Cluster Technology: Parallel Sysplex," IBM Syst. J. 36, No. 2, 172-201 (1997).
2. J. M. Nick, J. Chung, and N. S. Bowen, "Overview of IBM System/390 Parallel Sysplex - A Commercial Parallel Processing System," Proceedings of the IEEE Symposium on Parallel and Distributed Processing, 1996, pp. 488-495.
3. C. L. Rao, G. M. King, and B. A. Weiler, "Integrated Cluster Bus Performance for the IBM S/390 Parallel Sysplex," IBM J. Res. Develop. 43, No. 5/6, 855-862 (1999, this issue).
4. C. L. Rao and C. Taaffe-Hedglin, "Parallel Sysplex Performance," CMG Trans. No. 87, pp. 3-7 (Winter 1995).
5. T. A. Gregg, "S/390 CMOS Server I/O: The Continuing Evolution." IBM J. Res. Develop. 41, No. 4/5, 444-462 (July/September 1997).
6. IBM Corporation, MVS/ESA Programming: Sysplex Services Guide, Order No. GC28-1495-02, June 1995; available through IBM branch offices. Chapter 6 describes coupling-facility cache structures, Chapter 7 describes list structures, and Chapter 8 describes lock structures.
7. R. W. Horst, "TNet: A Reliable System Area Network," IEEE Micro 15, No. 1, 37-45 (February 1995).
8. W. E. Baker, R. W. Horst, D. P. Sonnier, and W. J. Watson, "Flexible ServerNet-Based Fault-Tolerant Architecture," Proceedings of the 25th IEEE International Symposium on Fault-Tolerant Computing. Digest of Papers - International Symposium on Fault-Tolerant Computing, 1995, pp. 2-11.
9. IBM Corporation, The SP2 High-Performance Switch -SJ34-2, Order No. G321-5564; available through IBM branch offices.
10. IBM POWERparallel Technology Briefing, URL: http: //www.rs6000.ibm.com/resource/technology/sp_sw2l spswp2_l.html.
11. J. M. Hoke, P. W. Bond, T. Lo, F. S. Pidala, and G. Steinbrueck, "Self-Timed Interface for S/390 I/O Subsystem Interconnection," IBM J. Res. Develop. 43, No. 5/6, 829-846 (1999, this issue).