Algorithm-based low-power VLSI architecture for 2-D mesh video-object motion tracking

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 12, Issue 4, 2002, Pages 227-237

  Badawy, Wael ^a   Bayoumi, Magdy ^b  

^a UNIVERSITY OF CALGARY   (Canada)

^b University of Louisiana at Lafayette   (United States)

Author keywords

Affine transformation; Low bit rate; Low power; Mesh based motion tracking; Motion compensation; Motion estimation; Motion tracking; Video architecture; Video object

Indexed keywords

ALGORITHMS; DECODING; IMAGE COMMUNICATION SYSTEMS; MICROPROCESSOR CHIPS; MOTION COMPENSATION; PIPELINE PROCESSING SYSTEMS; VECTORS; VLSI CIRCUITS;

MOTION TRACKING;

MOTION ESTIMATION;

EID: 0036543484     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.999201     Document Type: Article

References (27)

1. 2D mesh-based visual object representation for interactive synthetic/natural video
2. MPEG and multimedia communications
3. Algorithm-based low power and high-performance multimedia signal processing
4. VLSI architecture for hierarchical mesh-based motion estimation
5. Object-based manipulation and composition using 2D meshes in VRML
6. On minimizing hierarchical mesh coding overhead: (HASM) hierarchical adaptive structured mesh approach
7. Bandwidth reduction via movement compensation on a model of the random video process
8. 2D mesh geometry and motion compression for efficient object-based video representation
9. Interframe redundancy reduction of video signals generated by translating objects
10. A new motion compensation method for image sequence coding using hierarchical grid interpolation
11. System partitioning of MCM for low power
12. Minimizing power consumption in digital CMOS circuits
13. A block processing method for designing high speed viterbi decoders
14. Low-power CMOS digital design
15. Motion-compensated interframe coding for video, conferencing
16. Displacement measurement and its application in interframe image coding
17. Asynchronous design for programmable digital signal processors
18. Systolic block householder transformation for RLS algorithm with two-level pipelined implementation
19. Bit-serial VLSI implementation of delayed LMS adaptive FIR filter
20. A new motion estimation core dedicated to h.263 video coding
21. A versatile and powerful chip for real time motion estimation
22. A half-pel precision mpeg2 morion-estimation processor with concurrent three-vector search
23. A motion estimation processor for mpeg2 video real time encoding at wide search range
24. Low power full-search block-matching motion estimation chip for h.263+