Branch behavior of a commercial OLTP workload on Intel IA32 processors

Proceedings-IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2002, Pages 242-248

  Annavaram, Murali ^a   Diep, Trung ^a   Shen, John ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; CLIENT SERVER COMPUTER SYSTEMS; COMPUTER OPERATING SYSTEMS; COMPUTER SIMULATION; COMPUTER WORKSTATIONS; DATA WAREHOUSES; DISTRIBUTED DATABASE SYSTEMS; ELECTRONIC COMMERCE; MULTIPROCESSING SYSTEMS; PROGRAM COMPILERS; QUERY LANGUAGES;

BRANCH PREDICTION; INTEL IA32 PROCESSORS; ONLINE TRANSACTION PROCESSING; ORACLE DATABASE BENCHMARK; RETURN ADDRESS PREDICTOR; SYSTEMS SIMULATION;

ONLINE SYSTEMS;

EID: 0036396944     PISSN: 10636404     EISSN: None     Source Type: Journal    
DOI: 10.1109/ICCD.2002.1106777     Document Type: Article

References (13)

1. S. McFarling. Combining Branch Predictors Technical Report TN-36, Digital Western Research Laboratory, Jun. 1993.
2. Z. Cvetanovic and D. Bhandarkar. Characterization of Alpha-Axp Performance using TP and SPEC Workloads. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 60-70, April 1994.
3. M. Franklin, W.P. Alexander, R. Jauhari, A.M.G. Maynard, B.R. Olszewski. Commercial Workload Performance in the IBM Power2 Risc System/6000 Processor. IBM J. of Research and Development, 38(5):555-561, 1994.
4. A. Ailamaki, D. DeWitt, M. Hill, and D. Wood. DBMSs on a Modern Processor: Where Does Time Go? In Proceedings of the 25th International Conference on Very Large Data Bases, pages 266-277, September 1999.
5. A. Maynard, C. Donnelly, and B.R. Olszewski. Contrasting Characteristics and Cache Performance of Technical and Multi-user Commercial Workloads. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 145-156, October 1994.
6. K. Keeton, D.A. Patterson, Y.Q. He, R.C. Raphael, and W.E. Baker. Performance Characterization of a Quad Pentium Pro SMP Using OLTP Workloads. In Proceedings of the 25th International Symposium on Computer Architecture, pages 15-26, June 1998.
7. L.A. Barroso, K. Gharachorloo, and E. Bugnion. Memory System Characterization of Commercial Workloads. In Proceedings of the 25th International Symposium on Computer Architecture, pages 3-14, June 1998.
8. P. Ranganathan and K. Gharachorloo and S.V. Adve and L.A. Barroso. Performance of Database Workloads on Shared-Memory Systems with Out-of-Order Processors. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 307-318, October 1998.
9. M. Rosenblum, E. Bugnion, S. Herrod, E. Witchel, and A. Gupta. The Impact of Architectural Trends on Operating System Performance. In Proceedings of the 15th ACM Symposium on Operating Systems Principles, pages, 285-298, December 1995.
10. P.S. Magnusson, F. Dahlgren, H. Grahn, M. Karlsson, F. Larsson, F. Lundholm, A. Moestedt, J. Nilsson, P. Stenström, and B. Werner. SimICS/sun4m: A Virtual Workstation. In Proceedings of the Usenix Annual Technical Conference, June 15-18, 1998.
11. A. Eden and T. Mudge. The YAGS Branch Prediction Scheme. In Proceedings of the 31st Symposium on Microarchitecture, pages 69-77, December 1998.
12. M. Annavaram, J.M. Patel and E.S. Davidson. Call Graph Prefetching for Database Application. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, pages 281-290, January 2001.
13. S. Jourdan, T. Hsing, J. Stark, and Y.N. Patt. The Effects of Mispredicted-Path Execution on Branch Prediction Structures. In proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pages 58-67, October 1996.