A faster distributed arithmetic architecture for FPGAs

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2002, Pages 31-39

  Grover, Radhika S ^a   Shang, Weijia ^a   Li, Qiang ^a  

^a Department of Computer Science and Engineering   (United States)

Author keywords

Carry propagation; Cost performance analysis; DALUT; Distributed arithmetic; XC4000

Indexed keywords

COMPUTATIONAL METHODS; COST BENEFIT ANALYSIS; DIGITAL SIGNAL PROCESSING; DISTRIBUTED COMPUTER SYSTEMS; LOGIC DESIGN;

DISTRIBUTED ARITHMETIC (DA);

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0036382550     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/503048.503054     Document Type: Conference Paper

References (12)

1. S.A. White. Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review. IEEE ASSP Magazine, Vol. 6, No. 3, pp. 4-19.
2. B. New, "A Distributed Arithmetic Approach to Designing Scalable DSP Chips", Electronic Design News, August 17, 1995.
3. Mintzer, L. FIR filters with the Xilinx FPGA. FPGA '92 ACM/SIGDA, Workshop on FPGAs. pp. 129-134.
4. J. Valls, M. Martinez-Peiro, T. Sansaloni, and E. Boemo. Design and FPGA Implementation of Digit-Serial FIR Filters. Proceedings of the 1998 IEEE ICECS'98 (5th IEEE International Conference on Electronics, Circuits and Systems), Vol.2, pp.191-194, Lisboa, 7-10 Sept. 1998.
5. N.W. Bergman, Y.Y. Chung, B.K. Gunther. Efficient Implementation of the DCT on Custom Computers. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 244-245, Los Alamitos, CA, April 1997.
6. R. Woods, D. Trainor, and J.-P. Heron. Applying an XC6200 to Real-Time Image Processing. IEEE Design and Test of Computers, Vol. 15, No. 1, January/March 1998.
7. R. Grover, W. Shang, Q. Li. A Comparison of FPGA Implementations of Bit-level and Word-level Matrix Multipliers. Proc. 10th Intl. Conf. on field-programmable logic and applications, FPL 2000, Villach, Austria, August 27-30, 2000, pp. 422-431
8. W. Shang, B. W. Wah. Dependence Analysis and Architecture Design for Bit-Level Algorithms. Intl. Conf. On Parallel Process, vol. I, pp. 30-38, 1993.
9. Zhen Luo and Margaret Martonosi. Accelerating Pipelined Integer and Floating-Point Accumulations in Configurable Hardware with Delayed Addition Techniques. IEEE Transactions on Computers, Vol. 49, No. 3, March 2000.
10. Xilinx Inc. Estimating the Performance of XC4000E Adders and Counters, v.2.0, July 1996. Available from: http://www.xilinx.com/xapp/xapp018.pdf
11. Xilinx Inc. XC4000 XL Electrical characteristics, v1.7, October 1999.
12. Valls, M. Martinez, T. Sansaloni, and E. Boemo. A Study about FPGA-based Digital Filters. Proc. 1998 IEEE SIPS, IEEE Workshop on VLSI Signal Processing: Design and Implementation, pp. 191-201, Boston, Oct. 1998.