A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator

Proceedings - Design Automation Conference

Volumn , Issue , 2002, Pages 349-354

  Chen, Jinghuan ^a   Moon, Jaekyun ^a   Bazargan, Kia ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIT ERROR RATE; COMPUTER AIDED DESIGN; COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS; SIGNAL TO NOISE RATIO; SPURIOUS SIGNAL NOISE; STATISTICS;

CHANNEL SIMULATORS; READBACK SIGNAL GENERATORS;

SIGNAL GENERATORS;

EID: 0036059444     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/514005.514008     Document Type: Conference Paper

References (17)

1. Discrete-time modeling of transition-noise-dominant channels and study of detection performance
2. Applications of a new simulation model for media noise limited magnetic recording channels
3. A nonlinear model for thin film disk recording systems
4. Magnetoresistive read/write channel models
5. Cellular automata-based pseudorandom number generators for built-in self-test
6. Parallel random number generation for VLSI systems using cellular automata
7. Determination of minimal cost one-dimensional linear hybrid cellular automata
8. Minimal cost one-dimensional linear hybrid cellular automata of degree through 500
9. Statistical mechanics of cellular automata
10. Quantizing for minimum distortion
11. Detection signal-to-noise ratio versus bit cell aspect ratio at high areal densities
12. Reconfigurable computing: What, why, and implications for design automation
13. JBits: A Java-based interface for reconfigurable computing
14. High performance DES encryption in Virtex FPGAs using JBits