A 8-bit 200 MS/s interpolating/averaging CMOS A/D converter

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2002, Pages 445-448

  Vandenbussche, Jan ^a   Uyttenhove, K ^a   Lauwers, E ^a   Steyaert, M ^a   Gielen, G ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; INTERPOLATION; NATURAL FREQUENCIES; SIGNAL TO NOISE RATIO;

POWER CONSUMPTION;

ANALOG TO DIGITAL CONVERSION;

EID: 0036045371     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. An 80 MHz, 80 mW, 8 bit CMOS folding A/D converter with distributed track and hold preprocessing
2. 2
3. Computer-aided design of analog and mixed-signal integrated circuits
4. A 3.3 V, 10-b, 25-MS/s two-Step ADC in 0.35 μm CMOS
5. A 16 b sigma-delta pipeline ADC with 2.5 MHz output data-rate
6. ISAAC: A symbolic simulator for analog integrated circuits
7. A6-bit, 1 GHz acquisition speed ADC in 0.35 CMOS
8. Symbolic analysis of CMOS regenerative comparators
9. Mondriaan: A tool for automated layout synthesis of array-type analog blocks
10. A performance-driven placement tool for analog integrated circuits