Boundary control: A new distributed control architecture for space-time transformed (VLSI) processor arrays

Conference Record of the Asilomar Conference on Signals, Systems and Computers

Volumn 1, Issue , 2001, Pages 468-474

  Bednara, M ^a   Hannig, F ^a   Teich, J ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

Control; FPGA; Hardware mapping; Processor arrays

Indexed keywords

ALGORITHMS; CALCULATIONS; FIELD PROGRAMMABLE GATE ARRAYS; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; VLSI CIRCUITS;

BOUNDARY CONTROL; HARDWARE MAPPING; LINEAR INDEX TRANSFORMATIONS; PROCESSOR ARRAYS; SPACE TIME MAPPINGS;

DISTRIBUTED PARAMETER CONTROL SYSTEMS;

EID: 0035573058     PISSN: 10586393     EISSN: None     Source Type: Journal    
DOI: 10.1109/ACSSC.2001.986970     Document Type: Article

References (17)

1. Synthesis of fpga implementations from loop algorithms
2. Linear scheduling is nearly optimal
3. Design space exploration for massively parallel processor arrays
4. The organization of computations for uniform recurrence equations
5. Transforming algorithms for single-stage and VLSI architectures
6. Control generation in the design of processor arrays
7. Control generation in the design of processor arrays
8. Partitioning of processor arrays: A piecewise regular approach
9. On the design of piecewise regular processor arrays
10. Scheduling of uniform algorithms with resource constraints