|
Volumn 9, Issue 5, 2001, Pages 565-576
|
A nonseparable VLSI architecture for two-dimensional discrete periodized wavelet transform
|
Author keywords
Computing; Design; Digital filter; High performance; Image processing; Logic simulation; Number representation; VLSI
|
Indexed keywords
ALGORITHMS;
COMPUTER SIMULATION;
DATA PROCESSING;
DIGITAL FILTERS;
HIGH PASS FILTERS;
IMAGE PROCESSING;
WAVELET TRANSFORMS;
DISCRETE PERIODIZED WAVELET TRANSFORM (DPWT);
VLSI CIRCUITS;
|
EID: 0035473287
PISSN: 10638210
EISSN: None
Source Type: Journal
DOI: 10.1109/92.953491 Document Type: Article |
Times cited : (23)
|
References (23)
|