SCOPUS 정보 검색 플랫폼

Volumn 139, Issue 1, 2001, Pages 132-143

mAgic-FPU and MADE: A customizable VLIW core and the modular VLIW processor architecture description environment

(9) Paolucci, Pier S a,b Kajfasz, Philippe c Bonnot, Philippe c Candaele, Bernard c Maufroid, Daniel c Pastorelli, Elena a Ricciardi, Andrea a Fusella, Yves d Guarino, Eugenio e

a IPITEC Srl (Italy)

b SAPIENZA UNIVERSITY OF ROME (Italy)

c THALES (France)

d ATMEL (France)

e IRIS Srl (Italy)

Author keywords

Architectural description languages; Configurable cores; Embedded processing; Floating point computation; Instruction level parallelism; VLIW architectures

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DIGITAL ARITHMETIC; EMBEDDED SYSTEMS; INTERFACES (COMPUTER); PROGRAM ASSEMBLERS; VERY LONG INSTRUCTION WORD ARCHITECTURE;

FLOATING-POINT COMPUTATION; INSTRUCTION LEVEL PARALLELISM;

PROGRAM PROCESSORS;

EID: 0035448937 PISSN: 00104655 EISSN: None Source Type: Journal
DOI: 10.1016/S0010-4655(01)00235-1 Document Type: Article

Times cited : (11)

References (28)

1
- 0003791370
- VLIW: Is it for real this time?
- San Jose, CA, keynote address
- (1994) Proc. 27th Internat. Symp. on Microarchitecture (Micro-27)
- Hwu, W.¹

2
- 0032025908
- The latest word in digital and media processing
- Magazine
- (1998) IEEE Signal Process , pp. 59-85
- Faraboschi, P.¹ Desoli, G.² Fisher, J.A.³

3
- 0003923692
- keynote address, Dallas, TX
- (1998) Proc. 31st Internat. Symp. on Microarchitecture (Micro-31)
- Ditzel, D.¹

4
- 0032309654
- Exploiting instruction level parallelism in geometry processing for three dimensional graphics applications
- (1998) Proc. 31st Internat. Symp. on Microarchitecture (Micro-31) , pp. 14-24
- Yang, C.¹ Sano, B.² Lebeck, A.R.³

5
- 0003360063
- Instruction scheduling for trimedia
- (1999) J. Instruction-Level Parallelism , vol.1
- Hoogerbrugge, J.¹ Augustejin, L.²

6
- 0031624385
- Codevelopment of the TMS320C6X VelociTI architecture and compiler
- (1998) Proc. 1998 International Conference on Acoustic, Speech and Signal Processing , vol.5 , pp. 3145-3148
- Simar R., Jr.¹

7
- 0025537017
- Architecture and implementation of a VLIW supercomputer
- (1990) Proc. Supercomputing 90 IEEE Conference , pp. 910-919
- Colwell, R.P.¹ Hall, W.E.² Joshi, C.S.³ Papworth, D.B.⁴ Rodman, P.K.⁵ Tornes, J.E.⁶

8
- 21844523267
- SIMD algorithm for matrix transposition
- (1995) Int. J. Mod. Phys. C , vol.6 , pp. 183
- Cabibbo, N.¹ Paolucci, P.S.²

9
- 21844510246
- N-body classical stems and neural networks on APE100 massive parallel computers
- (1995) Int. J. Mod. Phys. C , vol.6 , pp. 169
- Paolucci, P.S.¹

10
- 0001925880
- MAD, a floating point unit for massively-parallel processors
- (1991) Particle World , vol.2 , pp. 65
- Bartoloni, A.¹

11
- 0024933069
- From APE to APE-100: From 1 to 100 gigaflops in lattice gauge theory simulations
- (1989) Comput. Phys. Commun. , vol.57 , pp. 285
- Avico, N.¹

12
- 45949117296
- The Ape computer: An array processor optimized for lattice gauge theory simulations
- (1987) Comput. Phys. Commun. , vol.45 , pp. 345
- Albanese, M.¹

13
- 0003923694
- The Ape project: A gigaflop parallel processor for lattice calculations
- L.O. Hertzberger, W. Hoogland (Eds.), Elsevier Science Publishers B.V., North-Holland, Amsterdam
- (1986) Computing in High Energy Physics , vol.85
- Bacilieri, P.¹

14
- 0003861060
- mAgic FPU: VLIW floating point engines for "system-on-chip" applications
- Stockholm, Sweden
- (1999) Proc. Emmsec Conference
- Maufroid, D.¹ Paolucci, P.S.²

15
- 0031644828
- Automatic generation of microarchitecture simulators
- Chicago, IL
- (1998) IEEE International Conference on Computer Languages , pp. 80-89
- Onder, S.¹ Gupta, R.²

16
- 0003859145
- Tensilica: Configurable/extensible processors change system design
- Tensilica
- (1999) HOT Chips 11 IEEE Stanford Conference
- Gonzalez, R.¹

17
- 0003797458
- The smart antenna at Thomson-CSF communications: Concepts, implementations, performances and applications
- (1998) Ann. des Telecoms , vol.53 , Issue.11-12 , pp. 466-482
- Demeure, C.¹ Chevalier, P.²

18
- 0003927448
- Singing voice analysis and synthesis system through glottal excited formant resonators
- Thesaloniki, Greece
- (1997) Proceedings of International Computer Music Conference
- Pierucci, P.¹ Paladin, A.²

19
- 0003861062
- FAE training documents section, follow mAgicSim link

20
- 0002017307
- Instruction level parallel processing: History, overview, and perspective
- (1993) J. Supercomput. (Special Issue on Instruction-Level Parallelism) , vol.7 , pp. 9-50
- Rau, B.¹ Fisher, J.²

21
- 0003666390
- Addison-Wesley Reading, MA
- (1990) High-Performance Computer Architecture
- Stone, H.S.¹

22
- 0030379686
- Custom-fit processors: Letting application define architectures
- Paris, France
- (1996) Proc. 29th Internat. Symp. on Microarchitecture (Micro-29)
- Fisher, J.¹ Faraboschi, P.² Desoli, G.³

23
- 84974735790
- Dynamic parsers and evolving grammars
- (1992) ACM SIGPLAN Notices , vol.27
- Cabasino, S.¹ Paolucci, P.S.² Todesco, G.M.³

24
- 0024057252
- A VLIW architecture for a trace scheduling compiler
- (1988) IEEE Trans. Comput. , vol.37 , Issue.8 , pp. 967-979
- Colwell, R.P.¹ Nix, R.P.² O'Donnell, J.J.³ Papworth, D.B.⁴ Rodman, P.K.⁵

25
- 0019596071
- Trace scheduling: A technique for global microcode compaction
- (1981) IEEE Trans. Comput. , vol.C-30 , Issue.7 , pp. 478-490
- Fisher, J.¹

26
- 0027592731
- The multiflow trace scheduling compiler
- (1993) J. Supercomput. , vol.7 , Issue.1-2 , pp. 51-142
- Lowney, P.G.¹ Freudenberger, S.M.² Karzes, T.J.³ Lichtenstein, W.E.⁴ Nix, R.P.⁵

27
- 0027756433
- URSA: A unified resource allocator for registers and functional units in VLIW architectures
- IFIP Trans., Orlando, FL
- (1993) Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism , vol.A-23 , pp. 243-254
- Berson, D.¹ Gupta, R.² Soffa, M.L.³

28
- 0033715530
- Transmeta's magic show
- (2000) IEEE Spectrum , vol.37 , Issue.5
- Geppert, L.¹ Perry, T.S.²

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.