|
Volumn 26, Issue 3-4, 2001, Pages 153-157
|
A CMOS imager with on-chip processing for image enhancement and edge detection
a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
ARRAYS;
CMOS INTEGRATED CIRCUITS;
DIFFERENTIAL EQUATIONS;
EDGE DETECTION;
IMAGE COMPRESSION;
IMAGE ENHANCEMENT;
IMAGE SENSORS;
READOUT SYSTEMS;
SIGNAL FILTERING AND PREDICTION;
VLSI CIRCUITS;
ANALOGUE READ-OUT PROCESSOR;
CMOS IMAGER;
DIGITAL IMAGE PROCESSOR;
DYNAMIC-RANGE COMPRESSION;
ON-CHIP IMAGE PROCESSING;
SHUNTING INHIBITORY CELLULAR NEURAL NETWORK;
CELLULAR NEURAL NETWORKS;
|
EID: 0035410720
PISSN: 08408688
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (5)
|
References (6)
|