메뉴 건너뛰기




Volumn 9, Issue 3, 2001, Pages 461-473

Quantitative study of the impact of design and synthesis options on processor core performance

Author keywords

Circuit optimization; Circuit synthesis; Design methodology; Intellectual property (IP) based design; Layout; Microprocessors; Sensitivity; Systems on chip (SOC)

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; EMBEDDED SYSTEMS; INTELLECTUAL PROPERTY; MICROPROCESSOR CHIPS; OPTIMIZATION; SYSTEMS ANALYSIS;

EID: 0035361796     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.929580     Document Type: Article
Times cited : (11)

References (21)
  • 4
    • 0029479357 scopus 로고
    • Setting up a retrieval system for design reuse experiences and acceptance
    • Brighton, U.K.: IEEE Computer Society, Sept.
    • (1995) Proc. EURODAC , pp. 575-578
    • Buttner, G.H.1
  • 7
    • 84893587603 scopus 로고    scopus 로고
    • MOCSYN: Multiobjective core-based single-chip system synthesis
    • Munich, Germany: IEEE Computer Society, Mar.
    • (1999) Proc. DATE , pp. 263-270
    • Dick, R.P.1    Jha, N.K.2
  • 11
    • 0003381961 scopus 로고    scopus 로고
    • Design methodology for IP providers
    • Munich, Germany: IEEE Computer Society, Mar.
    • (1999) Proc. DATE , pp. 728-729
    • Haase, J.1
  • 18
    • 0004572222 scopus 로고    scopus 로고
    • Inc.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.