메뉴 건너뛰기




Volumn 40, Issue 3 B, 2001, Pages 2054-2057

Design considerations for low-power single-electron transistor logic circuits

Author keywords

Coulomb blockade; Power consumption; Single electron transistor; Single electron transistor logic

Indexed keywords

COULOMB BLOCKADE; ELECTRIC INVERTERS; LOGIC CIRCUITS; MONTE CARLO METHODS; THERMAL EFFECTS; THRESHOLD VOLTAGE;

EID: 0035267450     PISSN: 00214922     EISSN: None     Source Type: Journal    
DOI: 10.1143/jjap.40.2054     Document Type: Article
Times cited : (8)

References (12)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.