Low-voltage analog tripler circuit

Analog Integrated Circuits and Signal Processing

Volumn 26, Issue 2, 2001, Pages 125-128

  Chang, Cheng Chieh ^a   Liu, Shen Iuan ^a   Hwang, Yuh Shyan ^b  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b HWA HSIA INSTITUTE OF TECHNOLOGY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POTENTIAL; INTEGRATED CIRCUIT MANUFACTURE; MOSFET DEVICES; NUMERICAL METHODS; SIGNAL PROCESSING; TRANSCONDUCTANCE;

LOW VOLTAGE ANALOG TRIPLER CIRCUIT; SQUARE LAW CHARACTERISTICS;

CMOS INTEGRATED CIRCUITS;

EID: 0035249096     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1011238132614     Document Type: Article

References (12)

1. Mead, C. and Ismail, M., Analog VLSI Implementation of Neural Systems. Kluwer Academic, Boston, 1989.
2. Stotts, L. J., "Introduction to implantable biomedical IC design." IEEE Circuits and Devices Mag., pp. 12-18, 1989.
3. Bult, K. and Wallinga, H., "A class of analog CMOS circuits based on the square-law characteristics of an MOS transistor in saturation." IEEE J. Solid-State Circuits, SC-22, pp. 357-364, June 1987.
4. Seevinck, E. and Wassenaar, R. F., "A versatile CMOS linear transconductor/squarelaw function circuit." IEEE J. Solid-State Circuits, SC-22, pp. 366-377, June 1987.
5. Sakurai, S. and Ismail, M., "A CMOS square-law programmable floating resistor independent of the threshold voltage." IEEE Trans. Circuits and Systems-II, Analog and Digital Signal Processing, 39, pp. 565-574, Aug. 1992.
6. Choma, J., Jr., "A three-level broad-banded monolithic analog multiplier." IEEE J. Solid-State Circuits, SC-16, pp. 392-399, Aug. 1981.
7. Kimura, K., "Some circuit design techniques using two cross-coupled, emitter-coupled pairs." IEEE Trans. Circuits and Systems-I: Fundamental Theory and Applications, 41, pp. 411-423, May 1994.
8. Liu, S. I. and Chen, PoKi, "Low-voltage CMOS subthreshold four-quadrant tripler." Journal of Analog Integrated Circuits and Signal Processing, 11, pp. 303-307, Nov. 1996.
9. Tsay, S. W. and Newcomb, R., "A neuro-type pool arithmetic unit." Proceedings of the IEEEISCAS'91 (Singapore), pp. 2518-2521, 1991.
10. Chaoui, H., "CMOS analog adder." Electronics Letters, 31, pp. 180-181, 1995.
11. Pena-Finol, J. and Connelly, J. A., "A MOS four-quadrant analog multiplier using the quarter-square technique." IEEE J. Solid-State Circuits, SC-22, pp. 1064-1073, Dec. 1987.
12. Geiger, R. L., Allen, P. E. and Strader, N. R., VLSI Design Techniques for Analog and Digital Circuits. McGraw-Hill, 1990.