Low-voltage CMOS subthreshold four-quadrant tripler

Analog Integrated Circuits and Signal Processing

Volumn 11, Issue 3, 1996, Pages 303-307

  Liu, Shen Iuan ^a   Chen, Po Ki ^a,b  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; DIFFERENTIAL AMPLIFIERS; ELECTRIC CURRENTS; FREQUENCY MULTIPLYING CIRCUITS; MATHEMATICAL MODELS; MOSFET DEVICES; SIGNAL PROCESSING;

ANALOG SIGNAL PROCESSING; FOUR QUADRANT MULTIPLIER; FOUR QUADRANT TRIPLER; NMOS DEVICE;

CMOS INTEGRATED CIRCUITS;

EID: 0030285489     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1007/BF00240491     Document Type: Article

References (11)

1. S. C. Qin and R. L. Geiger, "A + 5-V CMOS analog multiplier." IEEE J. Solid-State Circuits. SC-22, pp. 1143-1146, Dec. 1987.
2. H. J. Song and C. K. Kim, "An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers." IEEE J. Solid-State Circuits. SC-25, pp. 841-847, June 1990.
3. S. I. Lhi and Y. S. Hwang, "CMOS four quadrant multiplier using bias feedback techniques." IEEE Journal of Solid-State Circuits. SC-29, pp. 750-752, June 1994.
4. L. J. Stotts, "Introduction to implantable biomedical IC design." IEEE Circuits and Devices Mag. pp. 12-18, 1989.
5. H. Tanimoto, M. Koyama, and Y. Yoshida, "Realization of 1-V active filter using a linearization technique employing plurality of emitter-coupled pairs." IEEE J. Solid-State Circuits. SC-26, pp. 937-944, July 1991.
6. K. Kimura, "A bipolar four-quadrant analog qnarter-square multiplier consisting of unbalanced emitter-coupled pairs and expansions of its input ranges." IEEE J. of Solid-State Circuits. SC-29, pp. 46-55, Jan. 1994.
7. J. Choma, JR., "A three-level broad-banded monolithic analog multiplier." IEEE J. Solid-State Circuits. SC-16, pp. 392-399, Aug. 1981.
8. R. L. Geiger, P. E. Allen and N. R. Strader, VLSI design techniques for analog and digital circuits. McGraw-Hill, pp. 174-177, 1990.
9. R. R. Torrance, T. R. Viswanathan and J. V. Hanson, "CMOS voltage to current transducers." IEEE Trans. Circuits and Systems. CAS-32, pp. 1097-1104, Nov. 1985.
10. S. W. Tsay, and R. Newcomb, "A neuro-type pool arithmetic unit," in Proceedings of the IEEE ISCAS'91, Singapore, 1991, pp. 2518-2521.
11. S. I. Liu and C. C. Chang, "CMOS subthreshold four-quadrant multiplier based on unbalanced source-coupled pairs." Int. J. Electronics. 78, pp. 327-332, Feb. 1995.