An algorithm for simultaneous pin assignment and routing

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 232-238

  Xiang, H ^a   Tang, X ^a   Wong, D F ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ITERATIVE METHODS; MULTILAYERS; VLSI CIRCUITS;

PIN ASSIGNMENT;

INTEGRATED CIRCUIT LAYOUT;

EID: 0035215694     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. Finding minimum-cost flows by double scaling
2. Provably good global routing by a new approximation algorithm for multicommodity flow
3. An approach to topological pin assignment
4. A global router using an efficient approximate multicommodity multiterminal flow algorithm
5. Four-bend top-down global routing
6. Three-step pin assignment algorithm for building block layout
7. Pin assignment with global routing for general cell designs
8. The α - β routing
9. An efficient timing-driven global routing algorithm
10. An integrated approach to pin assignment and global routing for VLSI building-block layout
11. Pin assignment in automated printed circuit board design
12. Multilayer pin assignment for macro cell circuits
13. Pin assignment on a printed circuit board
14. Simultaneous pin assignment and global wiring for custom VLSI design
15. A new approach to the pin assignment problem