An optimization-based low-power voltage scaling technique using multiple supply voltages

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 5, Issue , 2001, Pages 535-538

  Yeh, Yi Jong ^a   Kuo, Sy Yen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POTENTIAL; OPTIMIZATION; SYSTEMS ANALYSIS;

CLUSTERED VOLTAGE SCALING; LOW POWER; LOW-POWER DESIGN; MULTIPLE SUPPLY VOLTAGES; PATH SELECTION ALGORITHMS; PATH SENSITIZATION; SUPPLY VOLTAGES;

VOLTAGE SCALING; VOLTAGE CONTROL;

VOLTAGE SCALING TECHNIQUES (VCS);

EID: 0035018294     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2001.922103     Document Type: Conference Paper

References (14)

1. Chandrakasan A.P., Sheng S. and Brodersen R.W. "Low-Power CMOS Digital Design". IEEE Journal of Solid-State Circuits, pages 473-484, Apr. 1992.
2. Raje S. and Sarrafzadeh M. "Variable Voltage Scheduling". Proceedings ISLPD, Apr. 1995, pages 9-14.
3. Chang J.M. and Pedram M. "Energy Minimization Using Multiple Supply Voltages". IEEE Transactions on VLSI Systems, pages 436-443, Dec. 1997.
4. Manzak A. and Chakrabarti C. "A Low Power Scheduling Scheme with Resources Operating at Multiple Voltages". IEEE International Symposium on Circuits and Systems, Jun. 1999, pages 354-357.
5. Usami K. and Horowitz M. "Clustered Voltage Scaling Technique for Low-Power Design". Proceedings ISLPD, Apr. 1995, pages 3-8.
6. Yeh C.W., Chang M.C., Chang S.C. and Jone W.B. "Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications". Proceedings Design Automation Conference, Jun. 1999, pages 68-71.
7. Benkoski J., Vanden Meersch, E., Claesen L.J.M. and De Man, H. "Timing Verification Using Statically Sensitizable Paths". IEEE Transactions on Computer-Aided Design, pages 1073-1084, Oct. 1990.
8. Du D., Yen H. and Ghanta S. "On the General False Path Problem in Timing Analysis". Proceedings Design Automation Conference, Jun. 1989, pages 555-560.
9. Perremans S., Claesen L.J.M. and De Man H. "Static Timing Analysis of Dynamically Sensitizable Paths". Proceedings Design Automation Conference, Jun. 1989, pages 568-573.
10. Brand D. and Iyengar Y. "Timing analysis using functional analysis". IBM Thomas J. Watson Research Center, Technical Report, 1986.
11. Chen H.C. and Du D.H.C. "Path Sensitization in Critical Path Problem". IEEE Transactions on Computer-Aided Design, pages 196-207, Feb. 1993.
12. Devadas S., Keutzer K. and Malik S. "Delay computation in combinational logic circuits: Theory and algorithms". International Conference on Computer-Aided Design, 1991, pages 176-179.
13. McGeer P. and Brayton R. "Efficient algorithms for computing the longest viable path in a combinational network". Proceedings Design Automation Conference, Jun. 1989, pages 561-567.
14. Chen H.C, Du D.H.C. and Liu L.R. "Critical Path Selection for Performance Optimization". IEEE Transactions on Computer-Aided Design, pages 185-195, Feb. 1993.