Design and evaluation of a parallel-polled virtual output queued switch

IEEE International Conference on Communications

Volumn 1, Issue , 2001, Pages 112-116

  Christensen, K J ^a  

^a University of South Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; INTERNET; PARALLEL PROCESSING SYSTEMS; QUALITY OF SERVICE; QUEUEING THEORY; SCHEDULING; THROUGHPUT;

ETHERNET; PARALLEL-POLLED VIRTUAL OUTPUT QUEUED (VO-VOQ) SWITCH;

SWITCHES;

EID: 0034865651     PISSN: 05361486     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. High-Speed switch scheduling for local-area networks
2. A parallel-polled virtual output queued (PP-VOQ) switch
3. Parallel channel token ring local area networks
4. A VLSI high-performance encoder with priority lookahead
5. Scaling CSMA/CD to 1000-Mbps: An update
6. Scheduling algorithms for input-queued switches: Randomized techniques and experimental evaluation
7. ATM input-buffered switches with the guaranteed-rate property
8. BOOL 2 logic design software
9. Stability of maximal size matching in input-queued cell switches
10. Two-dimensional Round-Robin schedulers for packet switches with multiple input queues
11. Fair prioritized scheduling in an input-buffered switch
12. A quantitative comparison of iterative scheduling algorithms for input-queued switches
13. The iSLIP scheduling algorithm for input-queued switches
14. FIRM: A class of distributed scheduling algorithms for high-speed ATM switches with multiple input queues
15. Prioritized arbitration for input-queued switches with 100% throughput
16. CSIM18 - The simulation engine
17. High performance multi-queue buffers for VLSI communications switches