A CMOS DC voltage doubler with nonoverlapping switching control

IEICE Transactions on Electronics

Volumn E84-C, Issue 2, 2001, Pages 274-277

  Kim, Shi Ho ^a   Tsouhlarakis, Jorgo ^b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Charge pump; Dynamic loss; Power efficiency; Voltage doubler; Word line driver

Indexed keywords

COMPUTER SIMULATION; ELECTRIC LOSSES; ELECTRIC SWITCHES; SWITCHING CIRCUITS; THRESHOLD VOLTAGE; VOLTAGE REGULATORS;

VOLTAGE DOUBLERS;

CMOS INTEGRATED CIRCUITS;

EID: 0034836763     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (7)

1. Y. Nakagome, H. Tanaka, K. Takeuchi, E. Kume, Y. Watanabe, T. Kaga, Y. Kawamoto, F. Murai, R. Izawa, D. Hisamoto, T. Kisu, T. Nishita, E. Takeda, and K. Itoh, "An expérimental 1.5 V 64-Mb DRAM," IEEE J. Solid-State Circuits, vol.26, no.4, pp.4G5-472, April 1991.
2. J. Buchanan, "MOS DC voltage booster circuit," US Patent 3,942,047, 1976.
3. T.B. Cho and P.R. Gray, "A 10-bit, 20 MS/s, 35 mW pipeline A/D converter," Technical digest of IEEE Custom Integrated Circuit Conf., pp.499-502, 1994.
4. K. Choi, J. Park, J. Kim, T. Jung, and K. Suh, "Floating-well charge pump circuit for sub-2.0V single power supply flash memories," Technical Digest Symposium on VLSI Circuits, pp.61-62, 1997.
5. P. Favrat, P. Deval, and M. Declercq, "A new high efficiency CMOS voltage doubler," in IEEE Custom Integrated Circuits Conf., pp.259-262, 1997.
6. P. Favrat, P. Deval, and M. Declercq, "A high-efficiency CMOS voltage doubler," IEEE J. Solid-State Circuits, vol.33, no.3, pp.410-416, March 1998.
7. C. Lauterbach, W. Weber, and D. Romer, "Charge sharing concept and new clock scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps," IEEE J. Solid-State Circuit, vol.35, no.5, pp.719723, May 2000.