A time-stamping algorithm for efficient performance estimation of superscalar processors

Performance Evaluation Review

Volumn 29, Issue 1, 2001, Pages 72-81

  Loh, G ^a  

^a YALE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; OPTIMIZATION; PROGRAM COMPILERS; PROGRAM PROCESSORS;

SUPERSCALER PROCESSORS;

MICROPROCESSOR CHIPS;

EID: 0034827001     PISSN: 01635999     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/384268.378437     Document Type: Conference Paper

References (25)

1. Dynamic dependency analysis of ordinary programs
2. ARB: A hardware mechanism for dynamic reordering of memory references
3. Alternative fetch and issue techniques from the trace cache mechanism
4. MTool: An integrated system for performance debugging shared memory multiprocessor applications
5. The effect of speculatively updating branch history on branch prediction accuracy, revisited
6. The alpha 21264 microprocessor
7. Optimal measurement points for program frequency counts
8. Efficient program tracing
9. AMD-K7 technology presentation
10. Efficient performance prediction for modern microprocessors
11. One billion transistors, one uniprocessor, one chip
12. Predictive techniques for aggressive load speculation
13. Using the SimOS machine simulator to study complex computer systems
14. Trace cache: A low latency approach to high bandwidth instruction fetching
15. Trace processors
16. Branch prediction, instruction-window size, and cache size: Performance tradeoffs and simulation techniques
17. Instruction issue logic for high-performance, interruptable, multiple functional unit, pipelined computers
18. Improving the accuracy and performance of memory communication through renaming