An automatic SPIN validation of a safety critical railway control system

Proceedings of the 2002 International Conference on Dependable Systems and Networks

Volumn , Issue , 2000, Pages 119-124

  Gnesi, S ^a   Lenzini, G ^a   Latella, D ^b   Abbaneo, C ^c   Amendola, A ^d   Marmo, P ^d  

^a CNR   (Italy)

^b ISTI CNR   (Italy)

^c ASF   (Italy)

^d ASF   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BYZANTINE FAULTS; RAILWAY ENGINEERING; RAILWAY NETWORKS; SAFETY CRITICAL RAILWAY CONTROL SYSTEM; SOFTWARE PACKAGE PROMELA; SOFTWARE PACKAGE SPIN;

ACCIDENT PREVENTION; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER HARDWARE DESCRIPTION LANGUAGES; EMBEDDED SYSTEMS; FAULT TOLERANT COMPUTER SYSTEMS; FORMAL LANGUAGES; MATHEMATICAL MODELS; NETWORK PROTOCOLS; RAILROAD TRANSPORTATION;

COMPUTER CONTROL SYSTEMS;

EID: 0034590452     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICDSN.2000.857524     Document Type: Conference Paper

References (18)

1. A. Amendola, L. adn P. Marmo, and F. Poli. Experimental Evaluation of Computer-Based Railway Control Systems. In Proc. of FTCS-27, pages 380-384, 1997.
2. A. Cimatti, F. Giuchiglia, G. Mongardi, D. Romano, F. Torielli, and P. Traverso. Model Checking Safety Critical Software with SPIN: an Application to a Railway Interlocking System. In Proc. of 3rd SPIN, 1997.
3. A. Amendola, Dependability of Railway Control Systems. In Proc. of FTCS-26 (Pannel), pages 150-155, 1996.
4. C. Bernardeschi, A. Fantechi, S. Gnesi, S. Larosa, G. Mongardi, and D. Romano. A Formal Verification Environment for Railway Signaling System Design. Formal Methods in System Design, 2(12):139-161, 1998.
5. W. Bevier and W. Young. Machine Checked Proofs of the Design and Implementation of a Fault-Tolerant Circuit. Technical Report NAS1-18878, NASA, 1990.
6. A. Borälv, A. Case A Case Study: Formal Verification of a Computerized Railway Interlocking. Formal Aspect of Computing, 10(4):338-360, 1998.
7. A. Cimatti, F. Giunchiglia, G. Mongardi, D. Romano, F. Torielli, and P. Traverso. Formal Verification of a Railway Interlocking System using Model Checking. Formal Aspect of Computing, 10(4):361-380, 1998.
8. E. M. Clarke and E. A. Emerson, Design and Synthesis of Ssynchronization Skeletons using Branching Time Temporal Logic. In Lecture Notes in Computer Science, volume 131, pages 52-71, Springer-Verlag, 1981.
9. E. M. Clarke, E. A. Emerson, and A. P. Sistla. Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specification. ACM Transaction on Programming Languages and Systems, 8(2):244-263, 1986.
10. S. Gnesi, D. Latella, G. Lenzini, C. Abbaneo, A. Amendola, and P. Marmo. A Formal Specification and Validation of a Critical System in Presence of Byzantine Errors. Lecture Notes in Computer Science, 1785:535-549, 2000. Proc. of TACAS 2000.
11. J. F. Groote, S. F. M. van Vlijemn, and J. W. C. Koorn. The Safety Guaranteeing Systems at Station Hoorn-Kersenboogerd in Propositional Logic. In Proc. of 10th Annual Conference on Computer Assurance (COMPASS'95), pages 57-68, 1995.
12. G. J. Holzmann, Design and Validation of Computer Protocols. Prentise Hall, 1991.
13. G. J. Holzmann. The Model Checker SPIN. IEEE Transaction on Software Engineering, 5(23):279-295, 1997.
14. L. Lamport, R. Shostak, and M. Pease. The Byzantine Generals Problem. ACM Transaction on Programming Languages and Systems, 4(3):382-401, 1982.
15. P. G. Larsen, J. Fitzgerald, and T. Brookers, Applying Formal Specification in Industry. IEEE Software, 13(7):48-56, 1996.
16. M. J. Morely. Safety-Level Communication in Railway Interlockings. Science of Communication, 29:147-170, 1997.
17. J. P. Queille and J. Sifakis. Specification and verification of concurrent systems in CESAR. Lecture Notes in Computer Science, 137:337-371, 1982. Proc. 5th International Symposium on Programming.
18. N. Storey. Safety Critical Computer Systems. Addison-Wesley, 1996.