Branch prediction in multi-threaded processors

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2000, Pages 179-188

  Gummaraju, Jayanth ^a   Franklin, Manoj ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; INFORMATION RETRIEVAL SYSTEMS; PROGRAM COMPILERS; SEMANTICS;

BRANCH PREDICTION; SINGLE PROGRAM MULTITHREADED PROCESSORS;

PARALLEL PROCESSING SYSTEMS;

EID: 0034498009     PISSN: 1089795X     EISSN: None     Source Type: Journal    
DOI: 10.1109/PACT.2000.888342     Document Type: Article

References (13)

1. M. Franklin The Multiscalar Architecture 1993 University of Wisconsin-Madison
2. L. Hammond B. Hubbert M. Siu M. Prabhu M. Chen K. Olukotun The Stanford Hydra CMP IEEE MICRO March-April 2000
3. E. Hao P-Y. Chang Y. N. Patt The Effect of Speculatively Updating Branch History on Branch Prediction Accuracy, Revisited Proc. 27th Int'l Symp. on Microarchitecture (MICRO-27) Proc. 27th Int'l Symp. on Microarchitecture (MICRO-27) 1994
4. Q. Jacobson S. Bennett N. Sharma J.E. Smith Control Flow Speculation in Multiscalar Processors Proc. 3rd Int'l Symp. on High Performance Computer Architecture (HPCA-3) Proc. 3rd Int'l Symp. on High Performance Computer Architecture (HPCA-3) 1997
5. M. S. Lam R. P. Wilson Limits of Control Flow on Parallelism Proc. 19th 22nd Annual Int'l Symp. on Computer Architecture Proc. 19th 22nd Annual Int'l Symp. on Computer Architecture 1992
6. P. Marcuello A. Gonzlez Exploiting Speculative Thread-Level Parallelism on a SMT Processor Proc. Int'l Conf. on High Performance Computing and Networking Proc. Int'l Conf. on High Performance Computing and Networking 1999
7. C. McFarling Combining Branch Predictors June 1993 TN-36
8. S-T. Pan K. So J. T. Rahmeh Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation Proc. 5th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V) 76 84 Proc. 5th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V) 1992
9. E. Rotenberg Q. Jacobson Y. Sazeides J. E. Smith Trace Processors Proc. 30th Int'l Symp. on Microarchitecture (MICRO-30) Proc. 30th Int'l Symp. on Microarchitecture (MICRO-30) 1997
10. A. Seznec S. Jourdan P. Sainrat P. Michaud Multiple-Block Ahead Branch Predictors Proc. 7th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS VII) Proc. 7th Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS VII) 1996
11. G. S. Sohi T. N. Vijaykumar S. Breach Multiscalar Processors Proc. 22nd Int'l Symp. on Computer Architecture Proc. 22nd Int'l Symp. on Computer Architecture 1995
12. J-Y. Tsai P-C. Yew The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation Proc. Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT '96) Proc. Int'l Conf. on Parallel Architectures and Compilation Techniques (PACT '96) 1996
13. T-Y. Yeh Y. N. Patt Alternative Implementations of Two-Level Adaptive Branch Prediction Proc. 19th Int'l Symp. on Computer Architecture 124 134 Proc. 19th Int'l Symp. on Computer Architecture 1992