Architectural evaluation of flexible digital signal processing for wireless receivers

Conference Record of the Asilomar Conference on Signals, Systems and Computers

Volumn 1, Issue , 2000, Pages 78-83

  Zhang, N ^a   Brodersen, R W ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; DESIGN FOR TESTABILITY; DIGITAL SIGNAL PROCESSING; IMAGE CODING; WIRELESS TELECOMMUNICATION SYSTEMS;

FUNCTION-SPECIFIC ARCHITECTURES;

RADIO RECEIVERS;

EID: 0034446324     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. VLSI for OFDM
2. Reconfigurable computing: The solution to low power programmable DSP
3. A guide to using field programmable gate arrays for application-specific digital signal processing performance
4. Design of a low energy FPGA
5. Minimizing power cinsumption in digital CMOS circuit
6. Designing pipeline FFT prcessor for OFDM (de)modulation
7. Design of a super-pipelined Viterbi decoder
8. A unified approach to the Viterbi algorithm state metric update for shift register processes
9. Hybrid survivor path architectures for Viterbi decoders
10. A 140-Mb/s, 32-state, radix-4 Viterbi decoder