Designing scalable and efficient parallel clustering algorithms on arrays with reconfigurable optical buses

Image and Vision Computing

Volumn 18, Issue 13, 2000, Pages 1033-1043

  Wu, Chin Hsiung ^a   Horng, Shi Jinn ^a   Chen, Yi Wen ^a   Lee, Wei Yi ^a  

^a NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; ERROR ANALYSIS; IMAGE ANALYSIS; IMAGE SEGMENTATION; PARALLEL ALGORITHMS;

PARALLEL CLUSTERING ALGORITHMS;

PATTERN RECOGNITION;

EID: 0034299746     PISSN: 02628856     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0262-8856(00)00044-5     Document Type: Article

References (23)

1. Anderberg M.R. Cluster Analysis for Applications. 1973;Academic Press, New York.
2. Ben-Asher Y., Peleg D., Ramaswami R., Schuster A. The power of reconfiguration. Journal of Parallel and Distributed Computing. 13:1991;139-153.
3. Guo Z., Melhem R.G., Hall R.W., Chiarulli D.M., Levitan S.P. Pipelined communications in optically interconnected arrays. Journal of Parallel and Distributed Computing. 12:(3):1991;269-282.
4. Hwang K., Alnuweiri H.M., Kumar V.K.P., Kim D. Orthogonal multiprocessor sharing memory with an enhanced mesh for integrated image understanding. CVGIP: Image Understanding. 53:1991;31-45.
5. Jain A., Dubes R. Algorithms for Clustering Data. 1988;Prentice-Hall, Englewood Cliffs, NJ.
6. J.F. Jenq, S. Sahni, Reconfigurable mesh algorithms for image shrinking, expanding, clustering, and template matching, Proc. Int. Parallel Processing Symposium, 1991, pp. 208-215.
7. Levitan S.P., Chiarulli D.M., Melhem R.G. Coincident pulse technique for multiprocessor interconnection structures. Applied Optics. 29:(14):1990;2024-2033.
8. Li K., Pan Y., Zheng S.Q. Fast and processor efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system. IEEE Transactions on Parallel and Distributed Systems. 9:1998;705-720.
9. Li X., Fang Z. Parallel clustering algorithms. Parallel Computing. 11:1989;275-290.
10. R. Miller, V.K.P. Kumar, D. Reisis, Q.F. Stout, Image computations on reconfigurable VLSI arrays, Proc. IEEE Computer Society Conf. on Computer Vision and Pattern Recognition, 1988, pp. 925-930.
11. Ni L.M., Jain A.K. A VLSI systolic architecture for pattern clustering. IEEE Transactions on Pattern Analysis and Machine Intelligence. PAMI-7:(1):1985;79-89.
12. Y. Pan, M. Hamdi, Quicksort on a linear array with a reconfigurable pipelined bus system, Proc. Int. Symp. on Parallel Architectures, Algorithms and Networks, 1996, pp. 313-319.
13. Pan Y., Li K. Linear array with a reconfigurable pipelined bus systemconcepts and applications. Information Sciencesan International Journal. 106:(3/4):1998;237-258.
14. Pan Y., Li K., Zheng S.Q. Fast nearest neighbor algorithms on a linear array with a reconfigurable pipelined bus system. Parallel Algorithms and Applications. 13:1998;1-25.
15. S. Pavel, S.G. Akl, On the power of arrays with reconfigurable optical bus, Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications, 1996, pp. 1443-1454.
16. Pavel S., Akl S.G. Matrix operations using arrays with reconfigurable optical buses. Parallel Algorithms and Applications. 8:1996;223-242.
17. Pavel S., Akl S.G. Integer sorting and routing in arrays with reconfigurable optical buses. International Journal of Foundations of Computer Science (Special Issue on Interconnection Networks). 9:(1):1998;99-120.
18. Qiao C., Melhem R.G. Time-division communications in multiprocessor arrays. IEEE Transactions on Computers. 42:(5):1993;577-590.
19. Rajasekaran S., Sahni S. Sorting, selection and routing on the arrays with reconfigurable optical buses. IEEE Transactions on Parallel and Distributed Systems. 8:(11):1997;1123-1132.
20. Ranka S., Sahni S. Clustering on a hypercube multicomputer. IEEE Transactions on Parallel and Distributed Systems. 2:(2):1991;129-137.
21. H.R. Tsai, S.J. Horng, S.S. Tsai, S.S. Lee, T.W. Kao, C.H. Chen, Parallel clustering algorithms on a reconfigurable arrays of processors with wider bus networks, Proc. Int. Conf. on Parallel and Distributed Systems, 1997, pp. 630-637.
22. Wang B.F., Chen G.H. Constant time algorithms for transitive closure and some related graph problems on processor arrays with reconfigurable bus systems. IEEE Transactions on Parallel and Distributed Systems. 1:(10):1990;500-507.
23. C.H. Wu, S.J. Horng, H.R. Tsai, Template matching on arrays with reconfigurable optical buses, Proc. Int. Symp. on Operations Research and its Applications, 1998, pp. 127-141.