Unified systolic arrays for computation of the DCT/DST/DHT

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 7, Issue 2, 1997, Pages 413-419

  Pan, Sung Bum ^a   Park, Rae Hong ^a  

^a Sogang University   (South Korea)

Author keywords

Discrete cosine transform; Discrete Harley transform; Discrete sine transform; Unified systolic array

Indexed keywords

COMPUTATIONAL METHODS; MATHEMATICAL TRANSFORMATIONS;

DISCRETE COSINE TRANSFORM (DCT); DISCRETE HARLEY TRANSFORM (DHT); DISCRETE SINE TRANSFORM (DST);

SYSTOLIC ARRAYS;

EID: 0031118127     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.564119     Document Type: Article

References (20)

1. N. Ahmed, T. Natarajan, and K. R. Rao, "Discrete cosine transform," IEEE Trans. Commun., vol. COM-23, pp. 90-93, Jan. 1974.
2. K. R. Rao and P. Yip, Discrete Cosine Transform: Algorithms, Advantages, and Applications. New York, NY: Academic, 1990.
3. R. N. Bracewell, The Hartley Transforms. Oxford: Oxford University Press, 1986.
4. H. S. Hou, "A fast recursive algorithm for computing the discrete cosine transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-35, pp. 1455-1461, Oct. 1987.
5. H. V. Sorensen, D. L. Jones, C. S. Burrus, and M. T. Heideman, "On computing the discrete Hartley transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-33, pp. 1231-1238, Oct. 1985.
6. H. S. Malvar, "Fast computation of the discrete cosine transform and the discrete Hartley transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-35, pp. 1484-1485, Oct. 1987.
7. J.-L. Wu and S.-C. Pei, "The vector split-radix algorithm for 2-D DHT," IEEE Trans. Signal Processing, vol. 41, pp. 960-965, Feb. 1993.
8. N. I. Cho and S. U. Lee, "DCT algorithms for VLSI parallel implementations," IEEE Trans. Acoust., Speech, Signal Processing, vol. 38, pp. 121-127, Jan. 1990.
9. L.-W. Chang and M.-C. Wu, "A unified systolic array for discrete cosine and sine transforms," IEEE Trans. Signal Processing, vol. 39, pp. 192-194, Jan. 1991.
10. M. H. Lee, "On computing 2-D systolic algorithm for discrete cosine transform," IEEE Trans. Circuits Syst., vol. 37, pp. 1321-1323, Oct. 1990.
11. C. Chakrabarti and J. JáJá, "Systolic architectures for the computation of the discrete Hartley and the discrete cosine transforms based on prime factor decomposition," IEEE Trans. Comput., vol. 39, pp. 1359-1368, Nov. 1990.
12. A. S. Dhar and S. Banerjee, "An array architecture for fast computation of discrete Hartley transform," IEEE Trans. Circuits Syst., vol. 38, pp. 1095-1098, Sept. 1991.
13. J.-H. Hsiao, L.-G. Chen, T.-D. Chiueh, and C.-T. Chen, "Novel systolic array design for the discrete Hartley transform with high throughput rate," in Proc. Int. Conf. Circuits Systems, Minneapolis, MN, May 1993, pp. 1567-1570.
14. J.-I. Guo, C.-M. Liu, and C.-W. Jen, "A CORDIC-based VLSI array for computing 2-D discrete Hartley transform," in Proc. Int. Conf. Circuits Syst., Minneapolis, MN, May 1993, pp. 1571-1574.
15. I. Gertner and M. Shamash, "VLSI architectures for multidimensional Fourier transform processing," IEEE Trans. Comput., vol. C-36, pp. 1265-1274, Nov. 1987.
16. L. W. Chang and M. Y. Chen, "A new systolic array for discrete Fourier transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-36, pp. 1665-1666, Oct. 1988.
17. J.-F. Yang, B.-L. Bai, and S.-C. Hsia, "An efficient two-dimensional inverse discrete cosine transform algorithm for HDTV receivers," IEEE Trans. Circuits Syst. Video Technol., vol. 5, pp. 25-30, Feb. 1995.
18. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI architectures for video compression- A survey," Proc. IEEE, vol. 83, pp. 220-246, Feb. 1995.
19. H. T. Kung, "Why systolic architectures?," IEEE Comput., vol. 15, pp. 37-46, Jan. 1982.
20. S. Y. Kung, VLSI Array Processors. Engle wood Cliffs, NJ: Prentice-Hall, 1988.