A low-power mpeg audio layer III decoder IC with an integrated digital-to-analog converter

IEEE Transactions on Consumer Electronics

Volumn 46, Issue 3, 2000, Pages 896-902

  Takala, Janne ^a   Roström, Juha ^a   Vaaraniemi, Tuukka ^a   Herranen, Henrik ^a   Ojala, Pasi ^a  

^a VLSI Solution Oy   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

AUDIO EQUIPMENT; CMOS INTEGRATED CIRCUITS; COMPUTER SOFTWARE; DIGITAL TO ANALOG CONVERSION; INTEGRATED CIRCUIT MANUFACTURE; INTERPOLATION; STANDARDS;

AUDIO COMPRESSION; AUDIO DECODERS; DIGITAL INTERPOLATION; MOTION PICTURE EXPERTS GROUP (MPEG) STANDARDS;

DECODING;

EID: 0034249390     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/30.883469     Document Type: Article

References (14)

1. ISO/IEC 11172-3, "Information technology - Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s - Part 3: Audio," Standard, International Organization for Standardization, Geneva, Switzerland, Mar. 1993.
2. Bob Ponce, "The impact of MP3 and the future of digital entertainment products," IEEE Communications Magazine, Volume 37, Number 9, pp. 68-70, 1999.
3. Michael McCandless, "The MP3 Revolution," IEEE Intelligent Systems, vol. 14, 3, pp. 8-9, May-June 1999.
4. P. Singh, W. Moreno, N. Ranganathan, H. Neinhaus, "A Flexible MPEG Audio Decoder Layer III Chip Architecture," Proc. 1998 IEEE International Symposium on Circuits and Systems (ISCAS), vol 4, pp. 37-40, 1998.
5. Datasheet: "MAS 3507D MPEG 1/2 Layer 2/3 Audio Decoder," Micronas Intermetall, Germany, Mar, 16, 2000.
6. Datasheet: "STA013 MPEG 2.5 Layer III Audio Decoder," ST Microelectronics, Italy, Sep. 1999.
7. Datasheet: "DAG 3550A Stereo Audio DAC," Micronas Intermetall, Germany, July 23, 1999.
8. Datasheet: "TL7231MD Full Layer-III ISO/IEC 11172-3 Audio Decoder", Samsung Electronics Co., Sep. 1999.
9. Trudy Stetzler, Pedro Gelabert, "Crossing The 3-V DSP Barrier Means Bending The Rules," Electronic Design, vol. 47, 20, pp. 65-72, Oct 4, 1999.
10. J. Takala, M. Kuulusa, P, Ojala, J. Nurmi, "Enhanced DSP Core for Embedded Applications," Proc. IEEE Workshop on Signal Processing Systems, pp. 271-280, Taipei, Taiwan, Oct. 1999.
11. Gary K. Yeap, "Practical Low Power Digital VLSI Design," Kluwer Academic Publishers, 1998.
12. Toshihiko Hamasaki, Yoshiaki Shinohara, Hitoshi Terasawa, Kou-Ichirou Ochiai, Masaya Hiraoka, Hideki Kanayama, "A 3-V, 22-mW Multibit Current-Mode ∑Δ DAC with 100 dB Dynamic Range," IEEE Journal of Solid-State Circuits, Volume 31, Number 12, pp. 1888-1894, Dec. 1996.
13. X Exposition & Symposium, pp. 560-565, June 1994.
14. ISO/IEC 11172-4, "Information technology - Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit/s - Part 4: Compliance testing," Standard, International Organization for Standardization, Geneva, Switzerland, 1995.