Analytical models for RTL power estimation of combinational and sequential circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 7, 2000, Pages 808-814

  Gupta, Sudodh ^a   Najm, Farid N ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMBINATORIAL CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; LEAST SQUARES APPROXIMATIONS; MATHEMATICAL MODELS; PROBABILITY; RECURSIVE FUNCTIONS; SEQUENTIAL CIRCUITS; STATISTICAL METHODS; SWITCHING CIRCUITS;

BENCHMARK CIRCUITS; CUBIC EQUATION; POWER DISSIPATION; POWER MACROMODEL; QUADRATIC EQUATION; RECURSIVE LEAST SQUARES ALGORITHM; REGISTER TRANSFER LEVEL; SIGNAL SWITCHING STATISTICS;

COMPUTER AIDED LOGIC DESIGN;

EID: 0034229327     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.851996     Document Type: Article

References (12)

1. S.R. Powell and P. M. Chau, "Estimating power dissipation of VLSI signal processing chips: The PFA technique," VLSI Signal Processing IV. pp. 250-259, 1990.
2. P.E. Landman and J. M. Rabaey, "Architectural power analysis: The dual bit type method," IEEE Trans. VLSI Syst..pp. 173-187,June 1995.
3. H. Mehta, R.M. Owens, and M. J. Irwin, "Energy characterization based on clustering," in Proc. 33rd ACM/IEEE Design Automation Conference. June 1996, pp. 702-707.
4. A. Raghunathan, S. Dey, and N.K. Jha, "Register-transfer level estimation techniques for switching activity and power consumption," in Proc. IEEE Int. Conf. Computer-Aided Design. Nov. 1996, pp. 158-165.
5. Q. Qiu, Q. Wu, C.-S. Ding, and M. Pedram, "Cycle-accurate macromodels for RT-level power analysis," in Proc. Int. Symp. Low-Power Electronics and Design. 1997, pp. 125-130.
6. Z. Chen and K. Roy, "A power macromodeling technique based on power sensitivity," in Proc. 35th ACM/IEEE Design Automation Conf., June 1998, pp. 678-683.
7. A. Bogliolo, L. Benini, and G.D. Micheli, "Adaptive least mean square behavioral power modeling," in Proc. Eur. Design and Test Conf., 1997, pp. 404-410.
8. S. Gupta and F.N. Najm, "Power macromodeling for high-level power estimation," IEEE Trans. VLSI Syst.. vol. 8, pp. 18-29, Jan. 2000.
9. D. Marculescu, R. Marculescu, and M. Pedram, "Sequence compaction for probabilistic analysis of finite-state machines," in Proc. 34th ACM/IEEE Design Automation Conf.. June 1997, pp. 12-15.
10. M. Xakellis and F.N. Najm, "Statistical estimation of the switching activity in digital circuits," in Proc. 31st ACM/IEEE Design Automation Conf.. June 1994, pp. 728-733.
11. J. Kozhaya and F.N. Najm, "Accurate power estimation for large se- l quential circuits," in Proc. IEEE Int. Conf. Computer-Aided Design, j Nov. 1997, pp. 448-493. I
12. L. Ljung, System Identification: Theory for the User. Engelwood Cliffs, NJ: Prentice-Hall, 1987. '