On memory redundancy in the BCJR algorithm for nonrecursive shift register processes

IEEE Transactions on Information Theory

Volumn 46, Issue 4, 2000, Pages 1580-1584

  Schmidt, Michael ^a   Fettweis, Gerhard P ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; BINARY CODES; CONFORMAL MAPPING; CONVOLUTIONAL CODES; ENCODING (SYMBOLS); MARKOV PROCESSES; MATHEMATICAL MODELS; PROBABILITY; SHIFT REGISTERS;

A POSTERIORI PROBABILITY DECODING; COMMUTATIVE SEMIRING; LOG DOMAIN; MAX-LOG DOMAIN; MEMORY REDUNDANCY;

DECODING;

EID: 0034226373     PISSN: 00189448     EISSN: None     Source Type: Journal    
DOI: 10.1109/18.850698     Document Type: Article

References (11)

1. L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, Optimal decoding of linear codes for minimizing symbol error rate, IEEE Trans. Inform. Theory, vol. IT-22, pp. 284-287, Mar. 1974.
2. J. Petersen, Implementierungsaspekte zur Symbol-by-Symbol MAP Decodierung von Faltungscodes (in German), in ITG-Fachtagung, Codierung für Quelle, Kanal und Übertragung, 1994, pp. 41-48.
3. H. R. Dawid, Algorithmen und Schaltungsarchitekturen zur Maximum a Posteriori Faltungsdecodierung, Ph.D. dissertation (in German), Rheinisch-Westfälische Tech. Hochsch. Aachen, 1996.
4. J. Huber, Trelliscodierung (in German). Berlin, Germany: SpringerVerlag, 1992.
5. J. M. Wozencraft and I. M. Jacobs, Principles of Communication Engineering. Prospect Heights, IL: Waveland, 1990.
6. B. L. van der Waerden, Algebra I (in German). Berlin, Germany: Springer-Verlag, 1993, vol. 9.
7. U. Hebisch and H. J. Weinert, Semirings-Algebraic Theory and Applications in Computer Science. Singapore: World Scientific, 1998.
8. J. A. Erfanian, S. Pasupathy, and G. Gulak, Reduced complexity symbol detectors with parallel structures for ISI channels, IEEE Trans. Commun., vol. 42, pp. 1661-1671, Feb./Mar./Apr. 1994.
9. P. Höher, TCM on frequency-selective fading channels: A comparison of soft-output probabilistic equalizers, in IEEE Global Telecommun. Conf. (GLOBECOM), San Diego, CA, Dec. 1990, pp. 401.4.1-401.4.6.
10. G. P. Fettweis and H. Meyr, Parallel Viterbi decoding: Algorithm and VLSI architecture, IEEE Commun. Mag., vol. 29, pp. 105-120, 1991.
11. A. J. Viterbi, An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes, IEEE J. Select. Areas Commun., vol. 16, Feb. 1998.