Self-timed carry-lookahead adders

IEEE Transactions on Computers

Volumn 49, Issue 7, 2000, Pages 659-672

  Cheng, Fu Chiung ^b   Unger, Stephen H ^a,c   Theobald, Michael ^a,c  

^a IEEE   (United States)

^b TATUNG UNIVERSITY   (Taiwan)

^c Department of Earth and Environmental Sciences   (United States)

Author keywords

Carry lookahead adders; CMOS; Delay insenstive circuits; Self timed circuits; Tree iterative circuits

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; LOGIC CIRCUITS; MICROPROCESSOR CHIPS; PARALLEL PROCESSING SYSTEMS;

CARRY LOOKAHEAD ADDERS; DELAY INSENSITIVE CIRCUITS; SELF TIME CIRCUITS; TREE ITERATIVE CIRCUITS;

ADDERS;

EID: 0034215989     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.863035     Document Type: Article

References (27)

1. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1990.
2. M.A. Franklin and T. Pan, "Performance Comparison of Asynchronous Adders," Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems, pp. 117-125, Nov. 1994.
3. J.D. Garside, "A CMOS VLSI Implementation of an Asynchronous ALU," Asynchronous Design Methodologies, S. Furber and M. Edwards, eds., vol. A-28 of IFIP Trans., pp. 181-207 1993.
4. B. Gilchrist, J.H. Pomerene, and S.Y. Wong, "Fast Carry Logic for Digital Computers," IRE Trans. Electronic Computers, vol. 4, no. 4, pp. 133-136, Dec. 1955.
5. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design. John Wiley & Sons, 1979.
6. B.E. Briley, "Some New Results on Average Worst Case Carry," IEEE Trans. Computers, vol. 22, no. 5, pp. 459-463, May 1973.
7. A.W. Burks, H.H. Goldstine, and J. von Neumann, "Preliminary Discussion of the Logical Design of an Electronic Computing Instrument," Collected Works of John von Neumann, vol. 5, pp. 34-79, 1963.
8. T.-F. Ngai and M.J. Irwin, "Regular, Area-Time Efficient Carry-Lookahead Adders," Proc. IEEE Symp. Computer Arithmetic, pp. 9-15, 1985.
9. I. Flores, The Logic of Computer Arithmetic. Prentice Hall, 1963.
10. S.H. Unger, "Tree Realizations of Iterative Circuits," IEEE Trans. Computers, vol. 26, no. 4, pp. 365-393, Apr. 1977.
11. J. Sklansky, "Conditional-Sum Addition Logic," IRE Trans. Electronic Computers, vol. 9, no. 6, pp. 226-231, June 1960.
12. R.P. Brent and H.T. Kung, "A Regular Layout for Parallel Adders," IEEE Trans. Computers, vol. 31, no. 3, pp. 260-264, Mar. 1982.
13. E. Brunvand, "Translating Concurrent Communicating Programs into Asynchronous Circuits," PhD thesis, Carnegie Mellon Univ., 1991.
14. J.C. Ebergen, "A Formal Approach to Designing Delay-Insensitive Circuits," Distributed Computing, vol. 5, no. 3, pp. 107-119, 1991.
15. A.J. Martin, "The Limitations to Delay-Insensitivity in Asynchronous Circuits," Proc. Sixth MIT Conf. Advanced Research in VLSI, William J. Dally, ed., pp. 263-278, 1990.
16. I.E. Sutherland, "Micropipelines," Comm. ACM, vol. 32, no. 6, pp. 720-738, June 1989.
17. S.H. Unger, "A Building Block Approach to Unclocked Systems," Proc. Hawaii Int'l Conf. System Sciences, vol. I, Jan.1993.
18. A.J. Martin, "Asynchronous Datapaths and the Design of an Asynchronous Adder," Formal Methods in System Design, vol. 1, no. 1, pp. 119-137, July 1992.
19. F.-C. Cheng, "Practical Design and Performance Evaluation of Completion Detection Circuits," Proc. Int'l Conf. Computer Design (ICCD), pp. 354-359, Oct. 1998.
20. M. Greenstreet private communication, 1995.
21. O.J. Bedrij, "Carry-Select Adder," IRE Trans. Electronic Computers, vol. 11, no. 6, pp. 340-346, June 1962.
22. M. Lehman and N. Burla, "Skip Techniques for High-Speed Carry-Propagation in Binary Arithmetic Units," IRE Trans. Electronic Computers, vol. 10, no. 12, pp. 691-698, Dec. 1961.
23. N.M. Martin and S.P. Hufnagel, "Conditional-Sum Early Completion Adder Logic," IEEE Trans. Computers, vol. 29, no. 8, pp. 753-756, Aug. 1980.
24. F.-C. Cheng, "Synthesis of High Performance Self-Checking Delay-Insensitive Tree Circuits," PhD thesis, Dept. of Computer Science, Columbia Univ., 1998.
25. R.L. Scheaffer and J.T. McClave, Statistics for Engineers. Duxbury Press, 1982.
26. D.J. Kinniment, "An Evaluation of Asynchronous Addition," IEEE Trans. VLSI Systems, vol. 4, no. 1, pp. 137-140, Mar. 1996.
27. D.S. Bormann and P.Y.K. Cheung, "Asynchronous Wrapper for Heterogeneous Systems," Proc. Int'l Conf. Computer Design (ICCD), Oct. 1997.