-
1
-
-
0025498664
-
Programmable DSPs: A brief overview
-
Oct.
-
E. A. Lee, "Programmable DSPs: A brief overview," IEEE Micro, vol. 10, pp. 14-16, Oct. 1990.
-
(1990)
IEEE Micro
, vol.10
, pp. 14-16
-
-
Lee, E.A.1
-
2
-
-
0029221245
-
DSP design tool requirements for embedded systems
-
Jan.
-
P. G. Paulin, C. Liem, T. C. May, and S. Sutarwala, "DSP design tool requirements for embedded systems," IEEE J. VLSI Signal Processing, vol. 9, pp. 23-47, Jan. 1995.
-
(1995)
IEEE J. VLSI Signal Processing
, vol.9
, pp. 23-47
-
-
Paulin, P.G.1
Liem, C.2
May, T.C.3
Sutarwala, S.4
-
3
-
-
0028392012
-
PEAS-I: A hardware/software codesign system for ASIP development
-
Mar.
-
J. Sato, A. Y. Alomary, and M. Imai, "PEAS-I: A hardware/software codesign system for ASIP development," IEICE Trans. Fundamentals, vol. E77-A, no. 3, pp. 483-491, Mar. 1994.
-
(1994)
IEICE Trans. Fundamentals
, vol.E77-A
, Issue.3
, pp. 483-491
-
-
Sato, J.1
Alomary, A.Y.2
Imai, M.3
-
5
-
-
0026263372
-
An integrated design environment for application specific integrated processor
-
J. Sato, M. Imai, and N. Hikichi, "An integrated design environment for application specific integrated processor," in Proc. Int. Conf. Computer Design, 1991.
-
(1991)
Proc. Int. Conf. Computer Design
-
-
Sato, J.1
Imai, M.2
Hikichi, N.3
-
7
-
-
84933441462
-
Synthesis of application specific instuction sets
-
June
-
I. Huang and A. M. Despain, "Synthesis of application specific instuction sets," IEEE Trans. Computer-Aided Design, vol. 14, pp. 663-675, June 1995.
-
(1995)
IEEE Trans. Computer-Aided Design
, vol.14
, pp. 663-675
-
-
Huang, I.1
Despain, A.M.2
-
8
-
-
0001908684
-
FlexWare: A flexible firmware development enviornment for embedded systems
-
Norwell, MA: Kluwer Academic
-
P. G. Paulin et al., "FlexWare: A flexible firmware development enviornment for embedded systems," in Code Generation for Embedded Processors. Norwell, MA: Kluwer Academic, 1995, pp. 67-84.
-
(1995)
Code Generation for Embedded Processors
, pp. 67-84
-
-
Paulin, P.G.1
-
9
-
-
0002421081
-
Chess: Retargetable code generation for embedded DSP processors
-
Norwell, MA: Kluwer Academic
-
D. Lanneer et al., "Chess: Retargetable code generation for embedded DSP processors," in Code Generation for Embedded Processors. Norwell, MA: Kluwer Academic, 1995, pp. 85-102.
-
(1995)
Code Generation for Embedded Processors
, pp. 85-102
-
-
Lanneer, D.1
-
10
-
-
0007904785
-
An ILP-based approach to code generation
-
Norwell, MA: Kluwer Academic
-
T. Wilson et al., "An ILP-based approach to code generation," in Code Generation for Embedded Processors. Norwell, MA: Kluwer Academic, 1995, pp. 103-118.
-
(1995)
Code Generation for Embedded Processors
, pp. 103-118
-
-
Wilson, T.1
-
12
-
-
0031623719
-
Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator
-
S. Hanono and S. Devadas, "Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator," in Proc. 35th Design Automation Conf., 1998.
-
(1998)
Proc. 35th Design Automation Conf.
-
-
Hanono, S.1
Devadas, S.2
-
14
-
-
0029697471
-
Address calculation for retargetable compilation and exploration of instruction set architecture
-
C. Liem, P. G. Paulin, and A. Jerraya, "Address calculation for retargetable compilation and exploration of instruction set architecture," in Proc. 33rd Design Automation Conf., 1996.
-
(1996)
Proc. 33rd Design Automation Conf.
-
-
Liem, C.1
Paulin, P.G.2
Jerraya, A.3
-
16
-
-
0004072686
-
-
Reading, MA: Addison-Wesley
-
A. V. Aho, M. R. Sethi, and J. D. Ullman, Compilers - Principles, Techniques, and Tools. Reading, MA: Addison-Wesley, 1986.
-
(1986)
Compilers - Principles, Techniques, and Tools
-
-
Aho, A.V.1
Sethi, M.R.2
Ullman, J.D.3
-
17
-
-
33749951330
-
Architecture selection of a flexible DSP core using reconfiguration system software
-
May
-
J. Y. Lee et al., "Architecture selection of a flexible DSP core using reconfiguration system software," in Proc. ISCAS, May 1998.
-
(1998)
Proc. ISCAS
-
-
Lee, J.Y.1
-
20
-
-
0003268059
-
DSPstone: A DSP-oriented benchmarking methodology
-
Oct.
-
V. Zivojnovic, J. Martinez, C. Schlager, and H. Meyr, "DSPstone: A DSP-oriented benchmarking methodology," in Proc. Int. Conf. Signal Processing Applications & Technology (ICSPAT), Oct. 1994.
-
(1994)
Proc. Int. Conf. Signal Processing Applications & Technology (ICSPAT)
-
-
Zivojnovic, V.1
Martinez, J.2
Schlager, C.3
Meyr, H.4
-
21
-
-
0033098302
-
MDSP-II: A 16-bit DSP with mobile communication accelerator
-
B. W. Kim, J. H. Yang, and C. M. Kyung, "MDSP-II: A 16-bit DSP with mobile communication accelerator," IEEE J. Solid-State Circuits, vol. 34, no. 3, 1999.
-
(1999)
IEEE J. Solid-State Circuits
, vol.34
, Issue.3
-
-
Kim, B.W.1
Yang, J.H.2
Kyung, C.M.3
-
22
-
-
0016973779
-
Optimal code generation for expression trees
-
July
-
A. V. Aho and S. C. Johnson, "Optimal code generation for expression trees," J. ACM, vol. 23, no. 3, July 1976.
-
(1976)
J. ACM
, vol.23
, Issue.3
-
-
Aho, A.V.1
Johnson, S.C.2
|