Analysis of composition complexity and how to obtain smaller canonical graphs

Proceedings-Design Automation Conference

Volumn , Issue , 2000, Pages 681-686

  Jain, J ^a   Mohanram, K ^b   Moundanos, D ^a   Wegener, I ^c   Lu, Y ^d  

^a FUJITSU LABORATORIES OF AMERICA   (United States)

^b The University of Texas at Austin   (United States)

^c TU DORTMUND UNIVERSITY   (Germany)

^d CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BOOLEAN FUNCTIONS; FINITE AUTOMATA; SEQUENTIAL CIRCUITS; THEOREM PROVING; VLSI CIRCUITS;

CANONICAL GRAPHS; REDUCED ORDERED BINARY DECISION DIAGRAMS;

COMPUTER AIDED DESIGN;

EID: 0033713448     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2000.855401     Document Type: Article

References (22)

1. J. Burch E. Clarke K. McMillan D. Dill Sequential Circuit Verification Using Symbolic Model Checking Proc. 27th DAC 46 51 Proc. 27th DAC 1990
2. J. Gergov C. Meinel Efficient Boolean Manipulation with OBDDs can be extended to FBDDs IEEE Trans. on Computers 43 1197 1209 1994
3. B. Bollig I. Wegener Partitioned BDDs vs. Other BDD Models Proc. IWLS Proc. IWLS 1997
4. R. E. Bryant Graph-based Algorithms for Boolean Function Manipulation IEEE Transactions on Computers C-35 677 691 August 1986
5. R. E. Bryant Symbolic boolean manipulation with ordered binary decision diagrams ACM Computing Surveys 24 293 318 September 1992
6. G. Cabodi P. Camurati S. Quer Efficient State Space Pruning in Symbolic Backward Traversal Proc. ICCD 230 235 Proc. ICCD 1994
7. G. Cabodi S. Quer P. Camurati Extending Equivalence Class Computation to Large FSMs Proc. ICCD 258 263 Proc. ICCD 1995
8. O. Coudert C. Berthet J. Madre Formal VLSI Correctness Verification 179 196 1990 Elsevier Sc. Verification of Sequential Machines Using Boolean Functional Vectors
9. R. Drechsler Efficient representation and manipulation of switching functions based on Ordered Kronecker Functional Decision Diagrams DAC 1994
10. Y.V. Hoskote Formal Techniques for Verification of Synchronous Sequential Circuits 1995 The University of Texas Austin
11. S.-Y. Huang K.-T Cheng K.-C. Chen U. Glaeser An ATPG-based Framework for Verifying Sequential Equivalence Proc. ITC 865 874 Proc. ITC 1996
12. J. Jain J. Bitner D. S. Fussell J. A. Abraham Functional partitioning for verification and related problems Brown/MIT VLSI Conference Brown/MIT VLSI Conference 1992-March
13. J. Jain On Analysis of Boolean Functions 1993 The University of Texas Austin
14. J. Jain A. Narayan C. Coelho S. Khatri A. Sangiovanni-Vincentelli R. Brayton M. Fujita Decomposition Techniques for Efficient ROBDD Construction Formal Methods in CAD 96 Formal Methods in CAD 96 1996
15. Z. Kohavi Switching and Finite Automata Theory 1978 McGraw-Hill Book Company
16. A. Narayan S. P. Khatri J. Jain M. Fujita R. K. Brayton A. Sangiovanni-Vincentelli A Study of Composition Schemes for Mixed Apply—Compose based Construction of ROBDDs Proc. VLSI Design 249 253 Proc. VLSI Design 1996
17. A. Narayan J. Jain M. Fujita A. L. Sangiovanni-Vincentelli Partitioned-ROBDDs-A Compact, Canonical and Efficiently Manipulable Representation for Boolean Functions ICCAD ICCAD 1996-November
18. A. Narayan A. Isles J. Jain R. Brayton A. Sangiovanni-Vincentelli Reachability Analysis Using Partitioned-ROBDDs Proc. ICCAD 388 393 Proc. ICCAD 1997
19. C. Pixley A Theory and Implementation of Sequential Hardware Equivalence IEEE Trans. on CAD 1469 1494 1992
20. C. Pixley V. Singhal A. Aziz R. K. Brayton Multi-level Synthesis for Safe Replaceability Proc. ICCAD 442 449 Proc. ICCAD 1994
21. R. Mukherjee J. Jain K. Takayama M. Fujita J. Abraham D. Fussell An Efficient Filter-based Approach for Combinational Verification IEEE Transactions on Computer-Aided Design 18 1542 1557 November 1999
22. D. Sieling I. Wegener NC-Algorithms for Operations on Binary Decision Diagrams Parallel Processing Letters 3 3 12 1993