메뉴 건너뛰기




Volumn 6, Issue , 2000, Pages 3299-3302

Low-cost unified architectures for the computation of discrete trigonometric transforms

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COSINE TRANSFORMS; DESIGN FOR TESTABILITY; DISCRETE FOURIER TRANSFORMS; FAST FOURIER TRANSFORMS; HARDWARE; MATRIX ALGEBRA; NETWORK ARCHITECTURE; SIGNAL PROCESSING; ALGORITHMS; MATHEMATICAL TRANSFORMATIONS; VLSI CIRCUITS;

EID: 0033709663     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2000.860105     Document Type: Conference Paper
Times cited : (7)

References (7)
  • 1
    • 0043263235 scopus 로고
    • FFT computation with systolic arrays, a new architecture
    • Apr.
    • V. Boriakoff, "FFT Computation with Systolic Arrays, a New Architecture", IEEE Trans. Circuits and Systems-II, pp. 278-284, Apr. 1994.
    • (1994) IEEE Trans. Circuits and Systems-II , pp. 278-284
    • Boriakoff, V.1
  • 2
    • 0030685338 scopus 로고    scopus 로고
    • An efficient unified systolic architecture for the computation of discrete trigonometric transforms
    • June
    • W.-H. Fang and M.-L. Wu, "An Efficient Unified Systolic Architecture for the Computation of Discrete Trigonometric Transforms", Proc. ISC AS'97, pp. 2092-2095, June 1997.
    • (1997) Proc. ISC AS'97 , pp. 2092-2095
    • Fang, W.-H.1    Wu, M.-L.2
  • 3
    • 0030081020 scopus 로고    scopus 로고
    • A CORDIC-based unified systolic architecture for sliding window application of discrete transforms
    • Feb.
    • D. C. Kar and V. V. B. Rao, "A CORDIC-Based Unified Systolic Architecture for Sliding Window Application of Discrete Transforms", IEEE Trans. Signal Processing, Vol. 44, No. 2, pp. 441-444, Feb. 1996.
    • (1996) IEEE Trans. Signal Processing , vol.44 , Issue.2 , pp. 441-444
    • Kar, D.C.1    Rao, V.V.B.2
  • 4
    • 0027556384 scopus 로고
    • Unified parallel lattice structures for time-recursive discrete cosine/sine/hartley transforms
    • Mar.
    • K. J. R. Liu and C.-T. Chiu, "Unified Parallel Lattice Structures for Time-Recursive Discrete Cosine/Sine/Hartley Transforms", IEEE Trans. Signal Processing, Vol. 41, No. 3, pp. 1357-1365, Mar. 1993.
    • (1993) IEEE Trans. Signal Processing , vol.41 , Issue.3 , pp. 1357-1365
    • Liu, K.J.R.1    Chiu, C.-T.2
  • 5
    • 0028404879 scopus 로고
    • Optimal unified architectures for the real-time computation of time-recursive discrete sinusoidal transforms
    • Apr.
    • K. J. Liu, C. T. Chiu, K. Kolagotla, and J. F. JaJa, "Optimal Unified Architectures for the Real-Time Computation of Time-Recursive Discrete Sinusoidal Transforms", IEEE Trans. Circuits and Systems, for Video Technology, Vol. 4, No. 2, pp. 168-180, Apr. 1994.
    • (1994) IEEE Trans. Circuits and Systems, for Video Technology , vol.4 , Issue.2 , pp. 168-180
    • Liu, K.J.1    Chiu, C.T.2    Kolagotla, K.3    JaJa, J.F.4
  • 6
    • 0031118127 scopus 로고    scopus 로고
    • Unified systolic arrays for computation of the DCT/DST/DHT
    • Apr.
    • S. B. Pan and R.-H. Park, "Unified Systolic Arrays for Computation of the DCT/DST/DHT", IEEE Trans. Circuits and Systems for Video Technology, Vol. 7, No. 2, pp. 413-419, Apr. 1997.
    • (1997) IEEE Trans. Circuits and Systems for Video Technology , vol.7 , Issue.2 , pp. 413-419
    • Pan, S.B.1    Park, R.-H.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.