Scheduling approach to parallel harmonic balance simulation

Concurrency Practice and Experience

Volumn 12, Issue 2, 2000, Pages 175-187

  Rhodes, David L ^a   Gerasoulis, Apostolos ^b  

^a US Army Communications and Electronics Command   (United States)

^b RUTGERS UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONCURRENCY CONTROL; GRAPH THEORY; INTEGRATED CIRCUITS;

PARALLEL HARMONIC BALANCE SIMULATION;

PARALLEL PROCESSING SYSTEMS;

EID: 0033687941     PISSN: 10403108     EISSN: None     Source Type: Journal    
DOI: 10.1002/(SICI)1096-9128(200002/03)12:2/3<175::AID-CPE466>3.0.CO;2-L     Document Type: Article

References (20)

1. Kundert K, Sangiovanni-Vincentelli A. Finding the steady-state response of analog and microwave circuits. IEEE 1988 Custom Integrated Circuits Conf. (CICC), 16-19 May 1988, paper 6.1, Rochester, NY.
2. Kundert K, White J, Sangiovanni-Vincentelli A. Steady-state Methods for Simulating Analog and Microwave Circuits; Kluwer Academic Publishers: Boston, MA, March 1990.
3. Epstein B, Perlow S, Rhodes D, Schepps J, Ettenberg M, Barton M. Large-signal MESFET characterization using harmonic balance. IEEE Microwave Theory and Technique-S Digest, paper NN-2, New York, NY, May 1988; pp. 1045-1048.
4. Mayaram K, Yang P, Chern J, Burch R, Arledge L, Cox P. A parallel block-diagonal preconditioned conjugate-gradient solution algorithm for circuit and device simulations. IEEE Int. Conf. on Computer-Aided Design (ICCAD'90), Santa Clara, CA, 11-15 Nov 1990; pp. 446-449.
5. Chen C, Hu Y. A practical scheduling algorithm for parallel LU factorization in circuit simulation. Proc. of IEEE Int. Symp. on Circuits and Systems, Portland, OR, 8-11 May 1989; pp. 1788-1791.
6. Klinger V. DiPaCS: a new concept for parallel circuit simulation. Proc. of IEEE 28th Annual Simulation Symposium, Phoenix, AZ, 9-13 April 1995; pp. 32-41.
7. Rhodes D, Perlman B. Parallel computation for microwave circuit simulation. IEEE Trans. Microw. Theory Tech. 1997; 45(5):587-592.
8. Xia E, Saleh R. Parallel waveform-newton algorithms for circuit simulation. IEEE. Trans. Comput.-Aided Des. 1992; 11(4):432-442.
9. http://netlib.att.com/netlib/minpack/
10. Rizzoli V, Mastri F, Sgallari F, Frontini V. The exploitation of sparse-matrix techniques in conjunction with the piecewise harmonic balance method for nonlinear microwave circuit analysis. IEEE Microwave Theory and Techniques-S Digest, Vol. 3, paper OO-5, Dallas, TX, May 1990; pp. 1295-1298.
11. Gropp W, Lusk E, Skjellum A. Using MPI: Portable Parallel Programming with the Message Passing Interface; MIT Press: Cambridge, MA, 1994.
12. Snir M, Otto S, Huss-Lederman S, Walker D, Dongarra J. MPI: The Complete Reference; MIT Press: Cambridge, MA, 1996.
13. Garry MR, Johnson DS. Computers and Intractability: A Guide to the Theory of NP-Completeness; W. H. Freeman and Company: New York, NY, 1979.
14. Polychronopoulos CD, Kuck DJ. Guided self-scheduling: A practical scheduling scheme for parallel supercomputers. IEEE Trans. Comput. 1987; 36(12):1425-1439.
15. Yang T, Gerasoulis A. PYRROS: static scheduling and code generation for message passing multiprocessors. Proc. of Sixth ACM Int. Conf. on Supercomputing, Washington, DC, July 1992; pp. 428-437.
16. Gerasoulis A, Yang T. On the granularity and clustering of directed acrylic task graphs. IEEE Trans. Parallel Distrib. Syst. 1993;4(6):686-701.
17. PALLAS GmbH, Brühl, Germany. Vampir User's Manual, Release 1.1.
18. Xu Z, Hwang K. Modeling communication overhead: MPI and MPL performance on the IBM SP2. IEEE Parallel Distrib. Technol., Syst. Appl. 1996; 4(1):9-23.
19. Adandah GA, Davidson ES. Modeling the communication performance of the IBM SP2. Proc. of 10th IEEE Int. Parallel Processing Symp., Honolulu, HI, 15-19 April 1996; pp. 249-257.
20. Luo Y. MPI performance study on the SGI Origin 2000. IEEE Pacific Rim Conf. on Communications, Computers, and Signal Processing (PACRIM'97), Victoria, CA, 20-22 August 1997; pp. 269-272.