Parallel computation for microwave circuit simulation

IEEE Transactions on Microwave Theory and Techniques

Volumn 45, Issue 5 PART 1, 1997, Pages 587-592

  Rhodes, David L ^a,b   Perlman, Barry S ^a,b  

^a IEEE   (United States)

^b U S ARMY RESEARCH LABORATORY   (United States)

Author keywords

Harmonic balance; Parallel simulation

Indexed keywords

COMPUTER HARDWARE; COMPUTER WORKSTATIONS; PARALLEL ALGORITHMS; PARALLEL PROCESSING SYSTEMS; SIMULATORS; UNIX;

HARMONIC BALANCE;

MICROWAVE CIRCUITS;

EID: 0031143855     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/22.575573     Document Type: Article

References (11)

1. E. Pajarre, T. Ritoniemi, and H. Tenhunen, "PAR-APLAC: Parallel circuit analysis and optimization," in Euro-DAC'92 Conf. Proc., Hamburg, Germany, Sept. 7-10, pp. 584-589.
2. K. Mayaram, P. Yang, J. Chern, R. Burch, L. Arledge, and P. Cox, "A parallel block-diagonal preconditioned conjugate-gradient solution algorithm for circuit and device simulations," in IEEE Int. Conf. Comput.Aided Design , Santa Clara, CA, Nov. 11-15, 1990, pp. 446-449.
3. J. O. Hamblen and C. O. Alford, "A parallel computer architecture for continuous simulation," IEEE Trans. Aerosp. Electron Syst., vol. 24, pp. 719-725, Nov. 1988.
4. V. Rizzoli, F. Mastri, F. Sgallari, and V. Frontini, "The exploitation of sparse-matrix techniques in conjunction with the piecewise harmonicbalance method for nonlinear microwave circuit analysis," in IEEE Microwave Theory Tech.-S Dig., vol. 3. Dallas, TX, May 1990, pp. 1295-1298.
5. C. Eswarappa, P. P. M. So, and W. J. R. Hoefer, "Efficient field-based cad of microwave circuits on massively parallel computer using TLM and Prony's method," in IEEE Microwave Theory Tech.-S Dig., vol. 3. San Diego, CA, May 1994, pp. 1531-1534.
6. B. Epstein, S. Perlow, D. Rhodes, J. S. Schepps, M. Ettenberg, and R. Barton, "Large-signal MESFET characterization using harmonic balance," in IEEE Microwave Theory Tech.-S Dig., New York, May 1988, pp. 1045-1048.
7. R. Barton and D. Rhodes, "Cost minimization via simulation-based meta-modeling," in 1994 US Conf. GaAs MANufacturing TECHnotogy (MANTECH), Las Vegas, NV, May 1-5, 1994, pp. 97-100.
8. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, 2nd ed. San Francisco, CA: Morgan Kaufmann Publishers, 1996.
9. KSR Parallel Programming Guide. Waltham, MA, Kendall Square Research Corporation, Feb. 1992.
10. CMMD Reference Manual. Cambridge, MA, Thinking Machines Corporation, v. 3.0, May 1993.
11. Network Programming Guide. Mountain View, CA, Sun Microsystems, Inc., Revision B, Mar. 1993.