From nanotechnology to nanoelectronic systems, from SETs to neural nets

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 1, Issue , 2000, Pages I-8-I-11

  Van Roermund, Arthur ^a   Hoekstra, Jaap ^b  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0033684693     PISSN: 02714310     EISSN: None     Source Type: Journal    
DOI: 10.1109/ISCAS.2000.856405     Document Type: Article

References (15)

1. P. Paulin C. Liem M. Cornero F. Naçabal G. Goossens Embedded Software in Real-Time Signal Processing Systems: Application and Architecture Trends Proc. of the IEEE 85 3 419 435 March 1997
2. J. M. Rabaey Managing Power-Dissipation in the Generation-after-Next Wireless Systems FTFC'99 FTFC'99 Paris France 1999
3. G. Goossens J. Van Praet D. Lanneer W. Geurts A. Kifli C. Liem P. Paulin Embedded Software in Real-Time Signal Processing Systems: Design Technologies Proc. of the IEEE 85 3 436 454 March 1997
4. R. Leupers P. Marwedel Instruction-set Modelling for ASIP Code Generation 9th Int. Conf. on VLSI Design 9th Int. Conf. on VLSI Design 1996-January
5. W. Dougherty D. Pursley D. Thomas Subsetting Behavioral Intellectual Property for Low Power ASIP Design Journal of VLSI Signal Processing 21 209 218 1999
6. O. Sentieys J. P. Diguet J. L. Philippe E. Martin Hardware Module Selection for Real-Time Pipeline Architectures using Probabilistic Cost Estimation IEEE Int. ASIC Conf. IEEE Int. ASIC Conf. Rochester USA NY 1996-September
7. S. Gailhard O. Sentieys N. Julien E. Martin Area-Time-Power Space Exploration in Module Selection for DSP High Level Synthesis PATMOS'97 PATMOS'97 Louvain-la-Neuve 1997-September
8. J-G. Cousin D. Chillet O. Sentieys ASIP Design and Power Estimation for DSP Applications SAME'98, Conf. on MicroElectronics SAME'98, Conf. on MicroElectronics Sophia-Antipolis 1998-October
9. R. S. Martin J. P. Knight Power Profiler: Optimizing ASICs Power Consumption at the Behavioral Level 32nd Design Automation Conference 32nd Design Automation Conference San Francisco 1995
10. O. Sentieys D. Chillet J-P. Diguet J-L. Philippe Memory Module Selection for High Level Synthesis IEEE Workshop on VLSI Signal Processing IEEE Workshop on VLSI Signal Processing San-Francisco 1996-October
11. R. Mehra J. M. Rabaey Behavorial Level Power Estimation and Exploration Proc. first Int. Workshop on Low-Power Design 197 202 Proc. first Int. Workshop on Low-Power Design Napa Valley 1994-April
12. P. E. Landman J. M. Rabaey Black-Box Capacitance Models for Architectural Power Analysis Proc. of Int. Workshop on Low-Power Design Proc. of Int. Workshop on Low-Power Design 1994-April
13. V. Tiwari S. Malik A. Wolfe M. T-C. Lee Instruction Level Power Analysis and Optimization of Software Jour. of VLSI Signal Processing 1996
14. D. Saillé M. Denoual J-G. Cousin O. Sentieys PowerCheck: un outil d'estimation de la consommation au niveau architectural FTFC'99 FTFC'99 Paris France 1999-mai