Improving simulation accuracy in design methodologies for dynamically reconfigurable logic systems

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn , Issue , 1999, Pages 123-133

  Vasilko, Milan ^a   Cabanis, David ^b  

^a BOURNEMOUTH UNIVERSITY   (United Kingdom)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS; MATHEMATICAL MODELS; OPTIMIZATION;

CLOCK MORPHING; DYNAMIC CIRCUIT SWITCHING; DYNAMICALLY RECONFIGURABLE LOGIC;

COMPUTER AIDED LOGIC DESIGN;

EID: 0033488494     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. VHDL Initiative Toward ASIC Libraries (VITAL) Model Development Specification. ftp://vhdl.org/pub/vital/Spec/v2.2b/, Mar. 25 1994. Version 2.2b.
2. J. Faura, J. M. Moreno, J. Madrenas, and J. M. Insenser. VHDL modelling of fast dynamic reconfiguration on novel multicontext RAM-based field programmable devices. In VHDL User's Forum in Europe (VUFE '97), Toledo, Spain, Apr. 22-24 1997.
3. IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA (USA), Apr. 17-19 1996.
4. D. Gibson, M. Vasilko, and D. Long. Virtual prototyping for dynamically reconfigurable systems. In Proceedings of VUIF Fall '98, Orlando, Florida, Oct. 26-28 1998.
5. IEEE. IEEE Standard VHDL Reference Manual, 1987.
6. IEEE. IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std_logic_1164), May 26 1993.
7. W. Luk, N. Shirazi, and P. Y. K. Cheung. Modelling and optimising run-time reconfigurable systems. In FCCM '96 [3], pages 167-176.
8. W. Luk, N. Shirazi, S. R. Guo, and P. Y. K. Cheung. Pipeline morphing and virtual pipelines. In W. Luk, P. Y. K. Cheung, and M. Glesner, editors, Field Programmable Logic and Applications (FPL '97 Proceedings), LNCS 1304, pages 111-120. Springer-Verlag, 1997.
9. P. Lysaght and J. Stockwood. A simulation tool for dynamically reconfigurable field programmable gate arrays. IEEE Transactions on VLSI Systems, 4(3):381-390, Sept. 1996.
10. Mentor Graphics Corp. QuickHDL Pro User's and Reference Manual, 1997. Software Version 8.6_1.
11. S. Singh, J. Hogg, and D. McAuley. Expressing dynamic reconfiguration by partial evaluation. In FCCM '96 [3].
12. M. Vasilko, D. Gibson, D. Long, and S. Holloway. Towards a consistent design methodology for run-time reconfigurable systems. In IEE Colloquium on Reconfigurable Systems, Digest No.99/061, pages 5/1-4, Glasgow, Scotland, Mar. 10 1999.
13. Xilinx. XC6200 Field Programmable Gate Arrays. Xilinx, Inc., Apr. 1997. Advanced Product Information, Version 1.10.
14. Xilinx, Inc. XACTstep Series 6000 User Guide, 1997.