JPEG encoder system-on-A-chip demonstrator

Conference Record of the 33rd Asilomar Conference on Signals, Systems, and Computers

Volumn 1, Issue , 1999, Pages 762-766

  Hunter, J K ^b   McCanny, J V ^a   Simpson, A ^b   Hu, Y ^b   Doherty, J G ^b  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

^b Integrated Silicon Systems   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DISCRETE COSINE TRANSFORMS; PROGRAMMABLE LOGIC CONTROLLERS; SIGNAL ENCODING; CMOS INTEGRATED CIRCUITS; COSINE TRANSFORMS; ELECTRIC NETWORK SYNTHESIS; FIELD PROGRAMMABLE GATE ARRAYS; RESPONSE TIME (COMPUTER SYSTEMS); STANDARDS; VECTOR QUANTIZATION;

CMOS PROCESSS; DISCRETE COSINE TRANSFORM(DCT); ENTROPY CODERS; INPUT DATAS; JPEG ENCODERS; RUN LENGTH; SYNTHESISED; SYSTEM ON A CHIP;

SYSTEM-ON-CHIP; DIGITAL SIGNAL PROCESSING;

HUFFMAN CODERS; JOINT PICTURE EXPERTS GROUP (JPEG) STANDARD; SYSTEM-ON-A-CHIP APPLICATIONS;

EID: 0033331931     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSSC.1999.832431     Document Type: Conference Paper

References (9)

1. ISO 10918 (ISO/IEC) Digital compression and coding of continuous tone still images (JPEG).
2. J.McCanny, D.Ridge, Y.Hu, J.Hunter "Hierarchical VHDL Libraries for DSP ASIC Design" ICASSP 97, pp 675-678.
3. A.Jenraya, H.Ding, P.Kission, M.Rahmouni, Behavioural Synthesis and Component Reuse with VHDL, Kluwer Academic Publishers, 1997.
4. D.Bursky, "Accelerating system designs by leveraging intellectual property", Microelectronics Design, Vol. 2, No. 1, Feb 1998.
5. V.Bhaskaran, K.Konstantinides, Image and Video Compression Standards, Kluwer Academic Pub, 1997.
6. J.Hunter, J.McCanny, Rapid design of discrete cosine transform cores, IEEE Colloquium (Digest), 1998, No. 197, pp. 51-56.
7. SK.Asada, H.Ohtsubo, T.Fujihira and T.Imaide, "Development of a low-power MPEG 1/JPEG Encode/Decode IC", IEEE Transactions on Consumer Electronics, Vol.43, No.3, August 1997, pp. 639-644.
8. S.Okada, Y.Matsuda, T.Wantanabe and K.Kondo, "A single chip motion JPEG codes LSI", IEEE Trans.on Consumer Electronics, Vol.43, No.3, Aug 1997, pp. 418- 422.
9. M. Kovac and N.Ranganathan, "JAGUAR; A fully pipelined VLSI architecture for JPEG image compression standard", Proceedings of the IEEE, Vol.83, No.2, February 1995, pp.247-258.