Resource scaling effects on MPP performance: The STAP benchmark implications

IEEE Transactions on Parallel and Distributed Systems

Volumn 10, Issue 5, 1999, Pages 509-527

  Hwang, Kai ^a,b   Wang, Choming ^b   Wang, Cho Li ^a,c   Xu, Zhiwei ^d  

^a IEEE

^b University of Southern California   (United States)

^c UNIVERSITY OF HONG KONG   (Hong Kong)

^d INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED SHARED MEMORY (DSM) ARCHITECTURE; MASSIVE PARALLEL PROCESSORS (MPP);

BANDWIDTH; COMPUTER ARCHITECTURE; COMPUTER SYSTEMS PROGRAMMING; CONGESTION CONTROL (COMMUNICATION); DATA COMMUNICATION SYSTEMS; DISTRIBUTED COMPUTER SYSTEMS; INPUT OUTPUT PROGRAMS; MATHEMATICAL MODELS; RADAR SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS); SUPERCOMPUTERS; TELECOMMUNICATION TRAFFIC;

PARALLEL PROCESSING SYSTEMS;

EID: 0032638174     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.770197     Document Type: Article

References (36)

1. T. Agerwala, J.L. Martin, J.H. Mirza, D.C. Sadler, D.M. Dias, and M. Snir, "SP2 System Architecture," IBM Systems J., vol. 34, no. 2, pp. 152-184, 1995.
2. ASCI Blue Mountain, http://www.lanl.gov/Internal/projects/ asci/bluemtn, Dec. 1997.
3. ASCI Blue Pacific home page, http://www.llnl.gov/asci/ platforms/bluepac, Dec. 1997.
4. ASCI Option Red home page, http://mephisto.ca.sandia.gov/ TFLOP/SC96, Dec. 1997.
5. P. Bhat, Y. Lim, and V. Prasanna, "Scalable Portable Parallel Algorithms for STAP," Proc. Adaptive Sensor Array Processing Workshop, MIT Lincoln Lab., Mar. 1996.
6. R. Bond, "Measuring Performance and Scalability Using Extended Versions of the STAP Processor Benchmarks," technical report, MIT Lincoln Lab., Dec. 1994.
7. R.P. Brent, "The Parallel Evaluation of General Arithmetic Expressions," J. ACM, vol. 21, no. 2, pp. 201-206, 1972.
8. D. Clark, "ASCI Pathforward: To 30 Tflops and Beyond," IEEE Concurrency, vol. 6, no.2, pp.13-15, Apr.-June, 1998.
9. D. Crawford, "ASCI Academia Strategic Alliances Program: Research Interests in Computer Systems and Computational Science Infrastructure," Sandia National Lab., Dec. 1996.
10. D.E. Culler, R. Karp, D. Patterson, A. Sahay, K.E. Schauser, E. Santos, R. Subramonian, and T. von Eicken, "LogP: Towards a Realistic Model of Parallel Computation," Proc. ACM Symp. Principles and Practice of Parallel Programming, pp. 1-12, 1993.
11. J. Day, "Tutorial on Digital Adaptive Beamforming," Proc. IEEE National Radar Conf., Martin Marietta Corp., Utica, N.Y., 22 Apr. 1993.
12. J.J. Dongarra, "The Linpack Benchmark-Parallel Report," http:// performance.netlib.org/performance/html/linpack-parallel. data.co10.html, 1996.
13. J.L. Gustafson, "Reevaluating Amdahl's Law," Comm. ACM, vol. 31, pp. 532-533, 1988.
14. R.W. Hockney and M. Berry, "Public International Benchmarks for Parallel Computers: PARKBENCH Committee Report No. 1," Scientific Programming, vol. 3, no. 2, pp. 101-146, 1994.
15. C. Holt, M. Heinrich, J. Singh, E. Rothberg, and J. Hennessy, "The Effects of Latency, Occupancy, and Bandwidth in Distributed Shared Memory Multiprocessors," Technical Report CSL-TR-95-660, Computer Systems Lab., Stanford Univ., Jan. 1995.
16. K. Hwang, E. Chow, C.L. Wang, H. Jin, and Z. Xu, "Designing SSI Clusters with Hierarchical Checkpointing and Single I/O Space," IEEE Concurrency, pp. 60-69, Jan.-Mar. 1999.
17. K. Hwang, C.J. Wang, and C.-L. Wang, "Evaluating MPI Collective Communication on the SP2, T3D, and Paragon Multicomputers," Proc. Third Int'l Symp. High-Performance Computer Architecture, (HPCA-3), pp. 106-116, San Antonio, Tex., 1-5 Feb. 1997.
18. K. Hwang and Z. Xu, Scalable Parallel Computing: Technology, Architecture, Programming. New York: McGraw-Hill, 1998.
19. K. Hwang, Z. Xu, and M. Arakawa, "Benchmark Evaluation of the IBM SP2 for Parallel Signal Processing," IEEE Trans. Parallel and Distributed Systems, vol. 7, no. 5, pp. 522-536, May 1996.
20. J. Laudon and D.E. Lenoski, "The SGI Origin: A ccNUMA Highly Scalable Server," Proc. 24th Int'l Symp. Computer Architecture, pp. 241-251, June 1997.
21. D.E. Lenoski, J. Laudon, T. Joe, and D. Nakahira, "The DASH Prototype: Logic Overhead and Performance," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 1, pp. 41-61, Jan. 1993.
22. R.P. Martin, A.M. Vahdat, D.E. Culler, and T.E. Anderson, "Effects of Communication Latency, Overhead, and Bandwidth in a Cluster Architecture," Proc. 24th Int'l Symp. Computer Architecture, pp. 85-97, Denver, Colo., 2-4 June 1997.
23. T.G. Mattson, D. Scott, and S. Wheat, "A TeraFLOPS Supercomputer in 1996: The ASCI TFLOPS System," Proc. Sixth Int'l Parallel Processing Symp., pp. 84-93, 1996. Also available as http:// www.cs.sandia.gov/ISUG97/papers/Mattson/OVERVIEW.html.
24. R. Metzger, B. Voorst, L. Piere, R. Jha, W. Au, M. Amin, D. Cstanon, and V. Kumar, "The C3I Parallel Benchmark Suite - Introduction and Preliminary Results," Proc. Supercomputing, 1996.
25. G.E. Moore, "Can Moore's Law Continue Indefinitely?" Computerworld, July 1996.
26. W. Saphir, A. Woo, and M. Yarrow, "The NAS Parallel Benchmarks 2.1 Results," NASA Ames Research Center Report NAS-96-010, Aug. 1996.
27. Silicon Graphics Inc., "Origin 200 and Origin 2000 Technical Report," Silicon Graphics Computer Systems, Mountain View, Calif., 1997.
28. SGI/CRI, "Cray T3E Information," http://www.cray.com/ products/systems/crayt3e/, 1997.
29. J.P. Singh, J.L. Hennessy, and A. Gupta, "Implications of Hierarchical N-Body Methods for Multiprocessor Architectures," ACM Trans. Computer Systems, vol. 13, May 1995.
30. D.G. Stunkel, B. Shea, M.G. Abali, C.A. Atkins, C.A. Bender, D.G. Grice, P. Hochschild, D.J. Joseph, B.J. Nathanson, R.A. Swetz, R.F. Stucke, M. Tsao, and P.R. Varker, "The SP2 High-Performance Switch," IBM Systems J., vol. 34, no. 2, pp. 185-204, 1995.
31. X.H. Sun and J. Zhu, "Performance Prediction, A Case Study Using a Scalable Shared-Virtual-Memory Machine," IEEE Parallel and Distributed Technology, pp. 36-49, Winter 1996.
32. L.G. Valiant, "A Bridging Model for Parallel Computation," Comm. ACM, vol. 33, no. 8, pp. 103-111, Aug. 1990.
33. C.J. Wang, C.-L. Wang, and K. Hwang, "STAP Benchmark Evaluation of the T3D, SP2, and Paragon," Proc. 10th Int'l Conf. Parallel and Distributed Computing Systems, PDCS-97, pp. 181-188, New Orleans, 1-3 Oct. 1997.
34. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodology," Proc. Inl'l Symp. Computer Architecture, pp. 24-36, 1995.
35. Z. Xu and K. Hwang, "Early Prediction of MPP Performance: SP2, T3D, and Paragon Experiences," J. Parallel Computing, vol. 22, pp. 917-942, Oct. 1996.
36. Z. Xu and K. Hwang, "Modeling Communication Overhead: MPI and MPL Performance on the IBM SP2," IEEE Parallel and Distributed Technology, pp. 9-23, Mar. 1996.