Benchmark evaluation of the IBM SP2 for parallel signal processing

IEEE Transactions on Parallel and Distributed Systems

Volumn 7, Issue 5, 1996, Pages 522-536

  Hwang, Kai ^a,b   Xu, Zhiwei ^a,c   Arakawa, Masahiro ^d  

^a IEEE

^b UNIVERSITY OF HONG KONG   (Hong Kong)

^c INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

^d MIT LINCOLN LABORATORY   (United States)

Author keywords

Adaptive sensor array processing; Data parallelism; Massively parallel processors; Message passing; Performance evaluation; Programmability; Real time applications; Scalability; STAP benchmarks

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; DATA COMMUNICATION SYSTEMS; REAL TIME SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS); SIGNAL PROCESSING;

COLLECTIVE COMMUNICATION; DATA PARALLELISM; MASSIVELY PARALLEL PROCESSORS; MESSAGE PASSING LIBRARY; SCALABILITY ANALYSIS; SPACE TIME ADAPTIVE PROCESSING;

PARALLEL PROCESSING SYSTEMS;

EID: 0030142085     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.503777     Document Type: Review

References (26)

1. D. Adams, "Cray T3D System Architecture Overview Manual," http://www.cray.com, Cray Research, Inc., Sept. 1993.
2. R.C. Agarwal, F.G. Gustavson, and M. Zubair, "Exploiting Functional Parallelism of POWER2 to Design High-Performance Numerical Algorithms," IBM J. Research and Development, vol. 38, no. 5, pp. 563-576, 1994.
3. R.C. Agarwal et al., "High-Performance Implementations of the NAS Kernel Benchmarks on the IBM SP2," IBM System J., vol. 34, no. 2, pp. 263-272, 1995.
4. T. Agerwala, J.L. Martin, J.H. Mirza, D. C. Sadler, D.M. Dias, and M. Snir, "SP2 System Architecture," IBM System J., vol. 34, no. 2, pp. 152-184, 1995.
5. D.P. Bertsekas and J.N. Tsitsiklis, Parallel and Distributed Computing. Englewood Cliffs, N.J.: Prentice Hall, 1989.
6. R. Bond, "Measuring Performance and Scalability Using Extended Versions of the STAP Processor Benchmarks," technical report, MIT Lincoln Laboratory, Dec. 1994.
7. J.J. Dongarra, "The Performance Database Server (PDS): Reports: Linpack Benchmark - Parallel," http://performance.netlib.org/ performance/html/linpack-parallel.data.co10.html.
8. A. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Mancheck, and V. Sunderam, PVM: Parallel Virtual Machine - A User's Guide and Tutorial for Networked Parallel Computing. Cambridge, Mass.: MIT Press, 1994.
9. W. Gropp, E. Lusk, and A. Skjellum, Using MPI: Portable Parallel Programming with the Message Passing Interface. Cambridge, Mass.: MIT Press, 1994
10. P. Brinch Hansen, Studies in Computational Science: Parallel Programming Paradigms. Englewood Cliffs, N.J.: Prentice Hall, 1995.
11. R.W. Hockney, "Performance Parameters and Benchmarking of Supercomputers," Parallel Computing, vol. 17, pp. 1,111-1,130, 1991.
12. R.W. Hockney, "A Framework for Benchmark Performance Analysis," Computer Benchmarks, Advances in Parallel Computing, vol. 8, J.J. Dongarra and W. Gentzsch, eds. , pp. 65-76, Elsevier Science, 1993.
13. R.W. Hockney, "Computational Similarity," Concurrency: Practice and Experience, vol. 7, no. 2, pp. 147-166, 1995.
14. R.W. Hockney and M. Berry, "Public International Benchmarks for Parallel Computers: PARKBENCH Committee Report No. 1," Scientific Computing, vol. 3, no. 2, pp.101-146, 1994.
15. R.W. Hockney and C.R. Jesshope, Parallel Computers: Architecture, Programming, and Algorithms. Philadelphia: Adam Hilger, 1988.
16. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, and Programmability. New York: McGraw-Hill, 1993
17. K. Hwang and Z. Xu, "scalable Parallel Computers for Real-Time Signal Processing," IEEE Signal Processing, July 1996.
18. IBM Corp., AIX Parallel Environment: Programming Primer, Release 2.0, Pub. No. SH26-7223, IBM Corp., June 1994.
19. MHPCC, "MHPCC 400-Node SP2 Environment," Maui High-Performance Computing Center, Maui, Hawaii, Oct. 1994
20. MIT/LL, "STAP Processor Benchmarks," MIT Lincoln Laboratory, Lexington, Mass., Feb. 28, 1994.
21. MIT/LL, "Commercial Programmable Processor Benchmarks: Detailed Design Documents," MIT Lincoln Laboratory, Lexington, Mass., July 29, 1994.
22. J. McComb, "Engineering and Scientific Subroutine Library (ESSL) Version 2.2 Presentation Guide," IBM Kingston, Jan. 28, 1994.
23. C.B. Stunkel, D.G. Shea, B. Abali, M.G. Atkins, C.A. Bender, D.G. Grice, P. Hochschild. D.J. Joseph, B.J. Nathanson, R.A. Swetz, R.F. Stucke, M. Tsao, and P.R. Varker, "The SP2 High-Performance Switch," IBM System J., vol. 34, no. 2, pp. 185-204, 1995.
24. L.G. Valiant, "A Bridging Model for Parallel Computation," Comm. ACM, vol. 33, no. 8, pp. 103-113, 1990.
25. Z. Xu and K. Hwang, "Modeling Communication Overhead: MPI and MPL Performance on the IBM SP2 Multicomputer," IEEE Parallel and Distributed Technology, vol. 7, no. 3, pp. 9-23, Mar. 1996,
26. Z. Xu and K. Hwang, "Early Prediction of MPP Performance: SP2, T3D, and Paragon Experiences," J. Parallel Computing, to appear, 1996.