A 1.8V low-power CMOS high-speed four quadrant multiplier with rail-to-rail differential input

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 1, Issue , 1998, Pages 37-40

  Lin, Chi Hung ^a   Ismail, Mohammed ^a  

^a The Ohio State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER AMPLIFIERS; CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; POWER CONVERTERS; SIGNAL DISTORTION;

CMOS PROCESSS; FOUR-QUADRANT MULTIPLIER; HIGH FREQUENCY HF; LOW POWER CMOS; LOW-POWER CONSUMPTION; SUPPLY VOLTAGES; TOTAL POWER CONSUMPTION; VOLTAGE FOLLOWER;

ELECTRIC POWER UTILIZATION; MULTIPLYING CIRCUITS;

RAIL-TO-RAIL DIFFERENTIAL INPUT;

EID: 0032276915     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.1998.813266     Document Type: Conference Paper

References (16)

1. K. Bult and H. Wallinga, "A CMOS Four-Quadrant Analog Multiplier", IEEE J. of Solid-State Circuits, vol. SC-21, No. 3, pp. 430-435, June, 1986.
2. S.-I. Liu and C.-C. Chang, "CMOS Analog Divider and Four-Quadrant Multiplier Using Pool Circuits", IEEE J. of Solid-State Circuits, vol. 30, No. 9, pp. 1025-1029, September, 1995.
3. J. S. Pena-Finol and J. A. Connelly, "A MOS Four-Quadrant Analog Multiplier Using the Quarter-Square Technique", IEEE J. of Solid-State Circuits, vol. SC-22, no. 6, pp. 1064-1073, December, 1987.
4. S.-C. Quin and R. L. Geiger, "A ±5-V CMOS Analog Multiplier", IEEE J. of Solid-State Circuits, vol. SC-22, no. 6, pp. 1143-1146, December, 1987.
5. S. Sakurai and M. Ismail, "A High Frequency Wide Range CMOS Analog Multiplier", Electronics Letters, vol. 28, no. 24, pp. 2228-2229, 19th November, 1992.
6. C. Abel, S. Sakurai, F. Larson and M. Ismail, "Four-Quadrant CMOS/BiCMOS Multipliers Using Linear-Region MOS Transistors", Proc. of 1994 IEEE International Symposium on Circuits and Systems, pp. 273-276, 1994.
7. S. C. Li, "A Very-High-Frequency CMOS Four-Quadrant Analogue Multiplier", Proc. of 1997 IEEE International Symposium on Circuits and Systems, pp. 233-236, Hong-Kong, June 9-12, 1997.
8. M. Ismail, R. Brannen, S. Takagi, N. Fujii, N. I. Khachab, R. Khan and O. Aaserud, "Configurable CMOS Multiplier/Divider Circuits for Analog VLSI", J. of Analog Integrated Circuits and Signal Processing 5, pp. 219-234, 1994.
9. S.-C. Huang and M. Ismail, "Design and Applications of a CMOS Analog Multiplier Cell Using the Differential Difference Amplifier", J. of Analog Integrated Circuits and Signal Processing 6, pp. 209-217, 1994.
10. H.-J. Song and C.-K. Kim, "An MOS Four-Quadrant Analog Multiplier Using Simple Two-Input Squaring Circuits with Source Followers", IEEE J. of Solid-State Circuits, vol. 25, No. 3., pp. 841-847, June, 1990.
11. Z. Wang, "A CMOS Four-Quadrant Analog Multiplier with Single-Ended Voltage Output and Improved Temperature Performance", IEEE J. of Solid-State Circuits, vol. 26, no. 9, pp. 1293-1301, September, 1991.
12. C. W. Kim and S. B. Park, "Design and Implementation of a New Four-Quadrant MOS Analog Multiplier", J. of Analog Integrated Circuits and Signal Processing 2, pp. 95-103, 1992.
13. M. Franciotta, G. Colli and R. Castello, "A 100-MHz 4-mW Four-Quadrant BiCMOS Analog Multiplier", IEEE J. of Solid-State Circuits, vol. 32, no. 10, pp. 1568-1572, October, 1997.
14. J. Ramirez-Angulo, "HIGHLY LINEAR FOUR QUAD-RANT ANALOG BiCMOS MULTIPLIER FOR ±1.5V SUP-PLY OPERATION", Proc. of 1993 IEEE International Symposium on Circuits and Systems, pp. 1467-1470, 1993.
15. S.-Y. Hsiao and C.-Y. Wu, "A 1.2V CMOS Four-Quadrant Analog Multiplier", Proc. of 1997 IEEE International Symposium on Circuits and Systems, pp. 241-244, Hong-Kong, June 9-12, 1997.
16. A. L. Coban and P. E. Allen, "Low-voltage, four-quadrant, analogue CMOS multiplier", Electronics Letters, vol. 30, no. 13, pp. 1044-1045, 23rd June, 1994.