A 48 by 48 CNN chip operating with B/W images

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 1, Issue , 1998, Pages 191-194

  Paasio, Ari ^a   Kananen, Asko ^a   Halonen, Kari ^a   Porra, Veikko ^a  

^a AALTO UNIVERSITY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CELLULAR NEURAL NETWORKS; ELECTRIC NETWORK SYNTHESIS; INTEGRATED CIRCUIT LAYOUT;

BUILDING BLOCKES; CELL DENSITY; CELL GRIDS; CELL STRUCTURE; CELLULAR NEURAL NETWORK UNIVERSAL MACHINES; CNN CHIPS; DIGITAL CMOS; OUTPUT NONLINEARITIES;

CELLULAR NEURAL NETWORKS; MICROPROCESSOR CHIPS;

HIGH GAIN UNIPOLAR SIGMOID;

EID: 0032264291     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.1998.813300     Document Type: Conference Paper

References (11)

1. L. O. Chua and L. Yang, 'Cellular Neural Networks: Theory', IEEE Transactions on Circuits and Systems, Vol. 35, pp. 1257-1272, 1988
2. S. Espejo, A. Rodriguez-Vazquez, R. Dominguez-Castro, J. L. Huertas, E. Sanchez-Sinencio, 'Smart-Pixel Cellular Neural Networks in Analog Current-Mode CMOS Technology' IEEE Journal of Solid-State Circuits, Vol. 29, pp. 895-905, 1994
3. S. Espejo, R. Carmona, R. Dominguez-Castro, A. Rodriguez-Vazquez, 'A CNN Universal Chip in CMOS Technology', International Journal of Circuit Theory and Applications, Vol. 24, pp. 93-109, 1996
4. S. Espejo, A. Rodriguez-Vazquez, R. A. Carmona, P. Foldesy, A. Zarandy, P. Szolgay, T. Sziranyi, T. Roska, 'A 0.8-μm CMOS Two-Dimensional Programmable Mixed-Signal Focal-Plane Array Processor with On-Chip Binary Imaging and Instruction Storage', IEEE Journal of Solid-State Circuits, vol. 32, pp. 1013-1026, 1997
5. P. Kinget, M. Steyaert, 'Analog VLSI Integration of Massive Parallel Processing Systems', Kluwer Academic Publishers, Dordrecht, The Netherlands, 228 pages, 1997
6. J. M. Cruz, 'VLSI implementation of Cellular Neural Networks', Ph. D dissertation, University of California, Berkeley, 1996
7. R. Dominguez-Castro, S. Espejo, A. Rodriguez-Vazquez, R. A. Carmona, P. Földesy, A. Zarandy, P. Szolgay, T. Sziranyi, T. Roska, 'A 0.8 μm CMOS 2-D Programmable Mixed-Signal Focal-Plane Array Processor with On-Chip Binary Imaging and Instructions Storage', IEEE Journal of Solid-State Circuits, Vol. 32, pp. 1013-1026, 1997
8. A. Paasio, A. Dawidziuk, K. Halonen, V. Porra, 'Minimum Size 0.5 Micron CMOS Programmable 48 by 48 CNN Test Chip', European Conference on Circuit Theory & Design, Budapest, pp. 154-156, 1997
9. A. Paasio, V. Porra, 'A CNN Universal Machine Chip with 295 cells/mm2', Proceedings of the International Symposium on Nonlinear Theory and Applications (NOLTA'97), Honolulu, pp. 221-224, 1997
10. T. Roska, P. Szolgay, A. Zarandy, P. L. Venetianer, A. Radvanyi, T. Sziranyi, 'On a CNN Chip Prototyping System', Proceedings of The Third IEEE International Workshop on Cellular Neural Networks and their Applications, Rome, pp. 375-380, 1994
11. A. Paasio, A. Dawidziuk, 'CNN Template Robustness with Different Output Nonlinearities', accepted to International Journal of Circuit Theory and Applications