A cost-effective three-step hierarchical search block-matching chip for motion estimation

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 8, 1998, Pages 1253-1258

  Chen, Thou Ho ^a  

^a SOUTHERN TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

Block matching; Motion estimation; Three step hierarchical search

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COST EFFECTIVENESS; DATA TRANSFER; HIERARCHICAL SYSTEMS; MOTION PLANNING; PERFORMANCE;

MOTION ESTIMATION;

MICROPROCESSOR CHIPS;

EID: 0032136628     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.705365     Document Type: Article

References (11)

1. K. Ishihara et al., "A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search," IEEE J. Solid-State Circuits, vol. 30, pp. 1502-1509, Dec. 1995.
2. A. Ohtani et al., "A motion estimation processor for MPEG2 video real time encoding at wide search range," in Proc. CICC, Santa Clara, CA, May 1995, pp. 405-408.
3. H. D. Lin, A. Anesko, and B. Petryna, "A 14-GOP's programmable motion estimator for the H.26x video coding," IEEE J. Solid-State Circuits, vol. 31, pp. 1742-1750, Nov. 1996.
4. R. Plompen et al., "Motion video coding in COITT SGXV - The video source coding," in Proc. Globecom'88, 1988, pp. 997-1004.
5. CCITT SGXV. "Description of reference model 8 (RM8)," Document 525, Working Party XV/4, Specialists Group on Coding for Visual Telephony, June 1989.
6. MPEG, "ISO CD11172-2: Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbits/s," Nov. 1991.
7. H. M. Jong, L. G. Chen, and T. D. Chiueh, "Accuracy improvement and cost reduction of the 3-step search block-matching algorithm for video coding," IEEE Trans. Circuits Syst. Video Technol., vol. 4, pp. 88-90, Feb. 1994.
8. K. Suguri et al., "A real-time motion estimation and compensation LSI with wide search range for MPEG2 video encoding," IEEE J. Solid-State Circuits, vol. 31, pp. 1733-1740, Nov. 1996.
9. H. M. Jong, L. G. Chen, and T. D. Chiueh, "Parallel architecture for 3-step hierarchical search block-matching algorithm," IEEE Trans. Circuits Syst. Video Technol., vol. 4, pp. 407-416, Aug. 1994.
10. A. Costa, A. De Gloria, P. Faraboschi, and F. Passaggio, "A VLSI architecture for hierarchical motion estimation," IEEE Trans. Consumer Electron., vol. 41, pp. 248-257, May 1995.
11. H. Yeo and Y. H. Hu, "A modular architecture for real-time HDTV motion estimation with large search range," in Proc. 6th Great Lake Symp. VLSI, Mar. 1996, pp. 240-243.