Logic optimization: Redundancy addition and removal using implication relations

IEICE Transactions on Information and Systems

Volumn E81-D, Issue 7, 1998, Pages 724-730

  Ichihara, Hideyuki ^a   Kinoshita, Kozo ^a  

^a OSAKA UNIVERSITY   (Japan)

Author keywords

Implication; Logic optimization; Redundancy identification

Indexed keywords

FORMAL LOGIC; OPTIMIZATION; REDUNDANCY;

LOGIC OPTIMIZATION; REDUNDANCY IDENTIFICATION (RID);

LOGIC CIRCUITS;

EID: 0032118658     PISSN: 09168532     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (13)

1. R.K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A.R. Wang, "MIS: Multi-level interactive logic optimization system," IEEE Trans. Comput.-Aided Des. Integrated Circuits & Syst., pp.1062-1081, 1987.
2. S. Muroga, Y. Kambayashi, H.C. Lai, and J.N. Culliney, "The transduction method-design of logic networks based on permissible functions," IEEE Trans. Comput., vol.38, 10, pp. 1404-1424, 1989.
3. C.L. Berman and L.H. Trevillyan, "Global flow optimization in automatic logic design," IEEE Trans. Comput.-Aided Des. Integrated Circuits & Syst., vol.10, pp.557-564, 1991.
4. L. Entrena and K.T. Cheng, "Sequential logic optimization by redundancy addition and removal," Proc. Int'l Conf. on CAD, pp.310-315, 1993.
5. S.C. Chang and M.M. Sadowska, "Perturb and simplify: Multi-level boolean network optimizer," Proc. Int'l Conf. on CAD, pp.2-5, 1994.
6. W. Kunz and P.R. Menon, "Multi-level logic optimization by implication analysis," Proc. Int'l Conf. on CAD, 1994.
7. W. Kunz and P.R. Menon, "Recursive learning: An attractive alternative to the decision tree for test generation in digital circuits," Proc. Int'l Test Conf., pp.816-825, 1992.
8. M. Abramovici and M.A. Iyer, "One-pass redundancy identification and removal," Proc. Int'l Test Conf., pp.807-815, 1992.
9. M.A. Iyer and M. Abramovici, "Low-cost redundancy identification for combinational circuits," Proc. 7th. Int'l. Conf. on VLSI Design, India, pp.315-318, 1994.
10. H. Ichihara, S. Kajihara, and K. Kinoshita, "On invariant implication relations for removing partial circuits," IEICE Trans., vol.J79-D-I, no.12, pp.1037-1045, Dec. 1996.
11. H. Ichihara and K. Kinoshita, "New redundancy identification method on logic optimization using implication relations," Technol. Rept. Osaka Univ., vol.48, no.2308, pp.55-63, April 1998.
12. M.H. Schulz, E. Trischler, and T.M. Sarfert, "SOCRATES: A highly efficient automatic test pattern generation system," IEEE Trans. CAD, pp.126-137, 1988.
13. S. Kajihara, H. Shiba, and K. Kinoshita, "Removal of redundancy in logic circuits under classification of undetectable faults," Proc. 22th Int'l Sympo. on Fault-tolerant Comput., pp.263-270, 1992.