A new approach for parallel simulation of vlsi circuits on a transistor level

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 45, Issue 6, 1998, Pages 601-613

  Fröhlich, Norbert ^a,b   Riess, Bernhard M ^a,b   Wever, Utz A ^a,b   Zheng, Qinghua ^a,b  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b SIEMENS AG   (Germany)

Author keywords

Analog; Circuit simulation; Parallel algorithms; Partitioning; Spectral analysis

Indexed keywords

COMPUTER AIDED NETWORK ANALYSIS; COMPUTER SIMULATION; PARALLEL ALGORITHMS; SPECTRUM ANALYSIS; TRANSISTORS;

PARALLELIZATION METHODS;

VLSI CIRCUITS;

EID: 0032097561     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.678468     Document Type: Article

References (25)

1. U. Feldmann, U. Wever, Q. Zheng, R. Schultz, and H. Wriedt, "Algorithms for modern circuit simulation,"Archiv für Elektronik und Übertragungstechnik AEÜ, vol. 46, pp. 274-285, 1992.
2. M. Schneider, U. Wever, and Q. Zheng, "Parallel harmonic balance," in IFIP Trans. A-42 VLSI'93, Grenoble, 1993, pp. 251-260.
3. A. Quarteroni, "Domain decomposition and parallel processing for the numerical solution of partial differential equations,"Survey on Mathematics for Industry I, pp. 75-118, 1991.
4. A. Sangiovanni-Vincentelli, L.-K. Chen, and L. O. Chua, "An efficient heuristic cluster algorithm for tearing large-scale networks,"IEEE Trans. Circuits Syst., vol. CAS-24, no. 12, pp. 709-717, Dec. 1977.
5. P. Debefve, F. Odeh, and A. E. Ruehli, "Waveform techniques," in Circuit Analysis, Simulation and Design, Part 2, Advances in CAD for VLSI, Vol. 3. A. E. Ruehli, Ed. Amsterdam, The Netherlands: Elsevier Science Publishers B.V., 1985, pp. 41-127.
6. C. M. Fiduccia and R. M. Mattheyses, "A linear-time heuristic for improving network partitions," in Proc. ACM/IEEE Design Automation Conf. (DAC), vol. 19, 1982, pp. 175-181.
7. P. Cox, R. Burch, and B. Epler, "Circuit partitioning for parallel processing," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), 1986, pp. 186-189.
8. W. John, W. Rissiek, and K. L. Paap, "Circuit partitioning for waveform relaxation," in Proc. Eur. Conf. Design Automation (EDAC), Amsterdam, The Netherlands, Feb. 1991, pp. 149-153.
9. T. Kage, F. Kawafuji, and J. Niitsuma, "A circuit partitioning approach for parallel circuit simulation,"IEICE Trans. Fundamentals, vol. E77-A, no. 3, pp. 461-466, 1994.
10. G. Sigl, K. Doll, and F. M. Johannes, "Analytical placement: A linear or a quadratic objective function?," in Proc. ACM/IEEE Design Automation Conf. (DAC), San Francisco, CA, 1991, pp. 427-432.
11. L. Hagen and A. B. Kahng, "Improving the quadratic objective function in module placement," in Proc. 5th Annu. IEEE Int. ASIC Conf. Exhibit, 1992, pp. 42-45.
12. _, "Fast spectral methods for ratio cut partitioning and clustering," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), 1991, pp. 10-13.
13. B. M. Riess, K. Doll, and F. M. Johannes, "Partitioning very large circuits using analytical placement techniques," in Proc. ACM/IEEE Design Automation Conf. (DAC), June, 1994, pp. 646-651.
14. W. Hackbusch, Iterative Lösung großer schwachbesetzter Gleichungssysteme. Stuttgart, Germany: Teubner, 1991.
15. U. Kleis, O. Wallat, U. Wever, and Q. Zheng, "Domain decomposition methods for circuit simulation," in Proc. ACM/SCS/IEEE Workshop Parallel and Distributed Simulation (PADS), 1994, pp. 183-186.
16. U. Wever and Q. Zheng, "Parallel circuit simulation on workstation clusters," in Progress in Industrial Mathematics at ECMI94. H. Neunzert, Ed. New York: Wiley, 1994, pp. 274-284.
17. _, "Parallel transient analysis for circuit simulation," in Proc. 29th Annu. Hawaii Int. Conf. System Sciences, 1996, vol. 1, pp. 442-447.
18. B. M. Riess and A. A. Schoene, "Architecture driven K-way partitioning for multichip modules," in Proc. Euro. Design and Test Conf. (ED&TC), Paris, France, Mar. 1995, pp. 71-75.
19. L. Nagel, "SPICE2: A computer program to simulate semiconductor circuits," Ph.D. dissertation, Univ. of California, Berkeley, 1975.
20. J. Li, J. Lillis, and C.-K. Cheng, "Linear decomposition algorithm for VLSI design applications," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), Nov. 1995, pp. 223-228.
21. Y.-C. Wei and C.-K. Cheng, "Toward efficient hierarchical designs by ratio cut partitioning," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), 1989, pp. 298-301.
22. _, "Ratio cut partitioning for hierarchical designs,"IEEE Trans. Computer-Aided Design, vol. CAD-10, no. 7, pp. 911-921, July 1991.
23. P. R. Suaris and G. Kedem, "An algorithm for quadrisection and its application to standard cell placement,"IEEE Trans. Circuits Syst., vol. CAS-35, no. 3, pp. 294-303, Mar. 1988.
24. N. B. G. Rabbat, A. L. Sangiovanni-Vincentelli, and H. Y. Hsieh, "A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain,"IEEE Trans. Circuits Syst., pp. 733-741, 1979.
25. A. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Manchek, and V. Sunderam, PVM 3.0 User's Guide and Reference Manual. Tennessee: Oak Ridge National Laboratory, 1993.