메뉴 건너뛰기




Volumn 34, Issue 10, 1998, Pages 1030-1031

Stacked quantum dot transistor and charge-induced confinement enhancement

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC CHARGE; ELECTRIC CONDUCTIVITY OF SOLIDS; GATES (TRANSISTOR); OSCILLATIONS; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICE MANUFACTURE;

EID: 0032074085     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:19980717     Document Type: Article
Times cited : (2)

References (7)
  • 2
    • 0027889406 scopus 로고
    • A room temperature single-electron memory device using fine-grain polycrystalline silicon
    • YANO, K., ISHII, T., HASHIMOTO, T., KOBAYASHI, T., MURAI, F., and SEKI, K.: 'A room temperature single-electron memory device using fine-grain polycrystalline silicon'. IEDM Tech. Dig., 1993, pp. 541-544
    • (1993) IEDM Tech. Dig. , pp. 541-544
    • Yano, K.1    Ishii, T.2    Hashimoto, T.3    Kobayashi, T.4    Murai, F.5    Seki, K.6
  • 3
    • 0031039096 scopus 로고    scopus 로고
    • A silicon single-electron transistor memory operating at room temperature
    • GUO, L.J., LEOBANDUNG, E., and CHOU, S.Y.: 'A silicon single-electron transistor memory operating at room temperature'. Science, 1997, 275, (5300), pp. 649-651
    • (1997) Science , vol.275 , Issue.5300 , pp. 649-651
    • Guo, L.J.1    Leobandung, E.2    Chou, S.Y.3
  • 4
    • 0000571180 scopus 로고
    • Electron and hole silicon quantum dot transistors operating above 100 K
    • LEOBANDUNG, E., GOU, L.J., and CHOU, S.Y.: 'Electron and hole silicon quantum dot transistors operating above 100 K', J. Vac. Sci. Technol. B. 1995, 13, (6), pp. 2865-2868
    • (1995) J. Vac. Sci. Technol. B. , vol.13 , Issue.6 , pp. 2865-2868
    • Leobandung, E.1    Gou, L.J.2    Chou, S.Y.3
  • 6
    • 0001504284 scopus 로고
    • Theory of Coulomb-blockade oscillations in the conductance of a quantum dot
    • BEENAKKER, C.W.J.: 'Theory of Coulomb-blockade oscillations in the conductance of a quantum dot', Phys. Rev. B, 1991, 44, pp. 1646-1656
    • (1991) Phys. Rev. B , vol.44 , pp. 1646-1656
    • Beenakker, C.W.J.1
  • 7
    • 0023421993 scopus 로고
    • Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance
    • BALESTRA, F., CRISTOLOVEANU, S., BENACHIR, M., BRINI, J., and ELEWA, T.: 'Double-gate silicon-on-insulator transistor with volume inversion: a new device with greatly enhanced performance', IEEE Electron Device Lett., 1987, EDL-8, (9), pp. 410-412
    • (1987) IEEE Electron Device Lett. , vol.EDL-8 , Issue.9 , pp. 410-412
    • Balestra, F.1    Cristoloveanu, S.2    Benachir, M.3    Brini, J.4    Elewa, T.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.