Performance analysis of weighted round robin cell scheduling and its improvement in ATM networks

IEICE Transactions on Communications

Volumn E81-B, Issue 5, 1998, Pages 910-918

  Shimonishi, Hideyuki ^a   Suzuki, Hiroshi ^a  

^a NEC CORPORATION   (Japan)

Author keywords

ATM; Burstiness; Delay bound; Scheduler; Weighted round robin

Indexed keywords

BANDWIDTH; CONGESTION CONTROL (COMMUNICATION); ELECTRIC NETWORK ANALYSIS; QUEUEING THEORY; TELECOMMUNICATION TRAFFIC;

WEIGHTED ROUND ROBIN (WRR) SCHEDULING;

ASYNCHRONOUS TRANSFER MODE;

EID: 0032068306     PISSN: 09168516     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (11)

1. ATM Forum Traffic Management Specification Version 4.0 1996.
2. A. Demers, S. Keshav, and S. Shenker, "Analysis and simulation of a fair queueing algorithm," Internet Rs. Exper., vol.1, 1990.
3. A.K. Parekh and R.G. Gallager, "A generalized processor sharing approach to flow control in integrated services networks: The single node case," IEEE/ACM Trans. Networking, vol.1, no.3, pp.344-357, 1994.
4. A.K. Parekh and R.G. Gallager, "A generalized processor sharing approach to flow control in integrated services networks: The multiple node case," IEEE/ACM Trans. Networking, vol.2, no.2, pp.137-150, 1994.
5. S.J. Golestani, "A self-clocked fair queueing scheme for broadband applications," Proc. IEEE INFOCOM '94, pp.636-646, 1994.
6. J.W. Roberts, "Virtual spacing for flexible traffic control," Int. J. Commun. Syst., vol.7, pp.307-318, 1994.
7. A. Hunh and G. Kesidis, "Bandwidth scheduling for wide-area ATM networks using virtual finishing times," IEEE/ACM Trans. Networking, vol.4, no.1, pp.643-641, 1996.
8. J. Rexford, A.G. Greenberg, and F.G. Bonomi, "Hardware-efficient fair queueing architectures for high-speed networks," Proc. IEEE INFOCOM '96, pp.638-646, 1996.
9. M. Katavenis, S. Sidiropoulos, and C. Courcoubetis, "Weighted round-robin cell multiplexing in a general-purpose ATM switch chip," IEEE J. Sel. Areas Commun., vol.9, no.8, 1991.
10. D. Stiliadis and A. Varma, "Latency-rate servers: A general model for analysis in traffic scheduling algorithms," Proc. IEEE INFOCOM '96, pp.111-119, 1996.
11. N. Mizukoshi, R. Fan, H. Suzuki, and M. Shinohara, "A Single-Chip Controller for 1.2Gbps Shared Buffer ATM Switches," Proc. CICC, pp.449-452, 1997.