Design for the discrete cosine transform in VLSI

IEE Proceedings: Computers and Digital Techniques

Volumn 145, Issue 2, 1998, Pages 127-133

  Taylor, G S ^a   Blair, G M ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

Discrete cosine transform; Image compression

Indexed keywords

ALGORITHMS; FREQUENCY DOMAIN ANALYSIS; IMAGE COMPRESSION; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL TRANSFORMATIONS; MULTIPLYING CIRCUITS; OPTIMIZATION;

DISCRETE COSINE TRANSFORMS (DCT);

VLSI CIRCUITS;

EID: 0032027277     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19981911     Document Type: Article

References (29)

1. WALLACE, G.K.: 'The JPEG still picture compression standard', Commun. ACM, April 1991, 3-4, pp. 31-44
2. 'CCITT Recommendation H.261,' 1990
3. GALL, D.L.: 'MPEG: a video compression standard for multi-media applications', Commun. ACM, April 1991, 3-4, pp. 46-58
4. MADISETTI, A., and WILLSON, A.N.: 'A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications', IEEE Trans. Circuits Syst. Video Technol, 1995, 5, pp. 158-165
5. URAMOTO, S., INOUE, Y., TAKABATAKE, A., TAKEDA, J., YAMASHITA, Y., TERANE, H., and YOSHIMOTO, M.: 'A 100-MHz 2-D discrete cosine transform core processor', IEEE J. Solid-State Circuits, 1992, 27, pp. 492-499
6. 2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme', IEEE J. Solid-State Circuits. 1994, 29, pp. 1482-1490
7. JANG, Y., KAO, J., YANG, J., and HUANG, P.: 'A 0.8μ 100 MHz 2-D DCT core processor', IEEE Trans. Consum. Electron., 1994, 40, pp. 703-709
8. CHEN, W., SMITH, C.H., and FRALICK, S.: 'A fast computation algorithm for the discrete cosine transform', IEEE Trans. Commun., 1977, 25, pp. 1004-1009
9. n DCT algorithms suitable for VLSI implementation.' Proceedings of IEEE international conference on Acoustics, speech and signal processing, April 1987, pp. 1805-1808
10. ARAI, Y., AGUI, T., and NAKAJIMA, M.: 'A fast DCT-SQ scheme for images', Trans. IEICE, 1988, E71, pp. 1095-1097
11. CHANG, Y.T., and WANG, C.L.: 'New systolic array implementation of the 2-D discrete cosine transform and its inverse', IEEE Trans. Circuits Syst. Video Technol, 1995, 5, pp. 150-157
12. RAY-LIU, K., and CHIU, C.T.: 'Unified parallel lattice structures for time-recursive discrete cosine/sine/hartley transforms', IEEE Trans. Signal Process., 1993, 41, pp. 1357-1377
13. CHIU, C.T., and RAY-LIU, K.: 'Real-time parallel and fully pipelined two-dimensional DCT lattice structures with application to HDTV systems', IEEE Trans. Circuits Syst. Video Technol., 1992, 2, pp. 25-37
14. CHIU, C.T., and RAY-LIU, K.: 'Real-time recursive two-dimensional DCT for HDTV systems.' ICASSP-92: IEEE international conference on Acoustics, speech and signal processing, March 1992, Vol. 3, pp. 205-208
15. SRINIVASAN, V., and RAY-LIU, K.: 'VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications', IEEE Trans. Circuits Syst. Video Technol., 1996, 6, pp. 87-96
16. SRINIVASAN, V., and RAY-LIU, K.: 'Full custom VLSI implementation of high-speed 2-D DCT/IDCT chip.' IEEE Proceedings ICIP-94, November 1994, Vol. 3, pp. 606-610
17. ABURDENE, M.F., ZHENG, J., and KOZICK, R.J.: 'Computation of discrete cosine transform using Clenshaw's recurrence formula', IEEE Signal Process. Lett., 1995, 2, pp. 155-156
18. PRESS, W., TEUKOLSKY, S., VETTERLING, W., and FLANNERY, B.: 'Numerical recipes in C: The art of scientific computing'. (Cambridge University Press, UK., 1992, 2nd edn.)
19. HSIA, S.C., LIU, B.D., YANG, J.F., and BAI, B.L.: 'VLSI implementation of parallel coefficient-by-coefficient two-dimensional IDCT processor', IEEE Trans. Circuits Syst. Video Technol. 1995, 5, pp. 396-406
20. LOEFFLER, C., LIGTENBERG, A., and MOSCHYTZ, G.S.: 'Practical fast 1-D DCT alcorithms with II multiplications'. Proceedings of ICASSP, 1989, pp. 988-991
21. MCGOVERN, F.A., WOODS, R.F., and VAN, M.: 'Novel VLSI implementation of (8 × 8) point 2-D DCT', Electron. Lett., 1994, 30, pp. 624-626
22. FEIG, E., and WINOGRAD, S.: 'Fast algorithms for the discrete cosine transform', IEEE Trans. Signal Process., 1992, 40, pp. 2174-2193
23. BRUGUERA, J., and LANG, T.: '2-D DCT using on-line arithmetic.' IEEE international conference on Acoustics, speech and signal processing, 1995, pp. 3275-3278
24. KOVAC, M., and RANGANATHAN, N.: 'JAGUAR: a fully pipelined VLSI architecture for JPEG imace compression standard', Proc. IEEE, 1995, 83, pp. 247-257
25. KARATHANASIS, H.C.: 'A low ROM distributed arithmetic implementation of the forward/inverse DCT/DST using rotations', IEEE Trans. Consum. Electron., 1995, 41, pp. 263-272
26. PASTERNAK, J., and SHUBAT, A.: 'CMOS differential pass-transistor locic desien', IEEE J. Solid-State Circuits, 1987, SSC-22, pp. 216-222
27. MASAKI, T., MORIMOTO, Y., ONOYE, T., and SHIRAKAWA, I.: 'VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding', IEEE Trans. Circuits Syst. Video Technol., 1995, 5, pp. 387-395
28. CUCCHI, S., and FRATTI, M.: 'A novel architecture for VLSI implementation of the 2-D DCT/IDCT, IEEE, 1992, V, pp. 693-696
29. XANTHOPOULOS, T., CHANDRAKASAN, A.P., SODINI, C.G., and DALLY, W.J.: 'A data-driven IDCT architecture for low power video applications'. ESSCIRC'96, September 1996