A Low Power DSP Engine for Wireless Communications

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 18, Issue 2, 1998, Pages 177-186

  Verbauwhede, Ingrid ^a,b,c,d,e,f   Touriguian, Mihran ^a,g,h,i  

^a ATMEL CORPORATION   (United States)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c IMEC   (Belgium)

^d UNIVERSITY OF CALIFORNIA   (United States)

^e TCSI   (United States)

^f TCSI ^*  (United States)

^g PURDUE UNIVERSITY   (United States)

^h TCSI of Berkeley   (United States)

ⁱ Atmel Corporation of San Jose   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; RADIO COMMUNICATION; VECTOR QUANTIZATION; BENCHMARKING; DIGITAL SIGNAL PROCESSING; VECTORS;

DIGITAL SIGNAL PROCESSOR ENGINE; MULTIPLY ACCUMULATE UNITS; VITERBI OPERATIONS;

DIGITAL SIGNAL PROCESSING; WIRELESS TELECOMMUNICATION SYSTEMS;

CELLULAR STANDARDS; DSP ENGINE; MEMORY ACCESS; WIRELESS DIGITAL SYSTEMS;

EID: 0032002058     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (13)

1. H. Sasaki, "Multimedia complex on a chip," Digest of Technical Papers, 1996 ISSCC, pp. 16-19, Feb. 1996.
2. TI TMS320Cxx data sheets, AT&T DSP16xx data sheets.
3. P. Marino and E. Rushinek, "Doubling performance is at the core," EETimes, Oct. 23, 1995.
4. K. Ueda, T. Sugimura, M. Okamoto, S. Marui, T. Ishikawa, and M. Sakakihara, "A 16b Low-power-consumption digital signal processor," Proceedings IEEE International Solid-State Circuits Conference, pp. 28-29, Feb. 1993.
5. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, 2nd edition, Morgan Kaufmann Publishers, 1995.
6. M. Gold and A. Bindra, "VLIW design takes DSPs to new high," EETimes, p. 1, Feb. 3, 1997,
7. Y. Okumura, T. Ohya, Y. Miki, and T. Miki, "High performance DSP for half-rate speech codec," NTT, R&D, Vol. 43, No. 4, 1994.
8. ARM Signal Processing Architecture, (Piccolo), Engineering Specification, Document number, ARM IP0025A, Oct. 1996.
9. Design Innovations Characterize SH-DSP Single-Core Architecture, Hitachi Technology Partner, May/June 1996.
10. J. Zingman, S. Wang, E. Wu, J. Muwafi, K. Gupta, G. Fettweis, S. Kobayashi, T. Kawasaki, Y Kameshima, H. Konoma, and K. Yamazoe, "Low-power implementation of the PDC 1/2 rate codec on an application specific DSP," Proc. of ICSPAT'95, Oct. 1995.
11. W Lee et al., "A 1V DSP for wireless communications," Proceedings IEEE International Solid-State Circuits Conference, pp. 92-93, Feb. 1997.
12. T. Rappaport, Wireless Communications, Principles and Practice, Prentice Hall, 1996.
13. T. Burd and R. Brodersen, "Processor design for portable systems," Journal of VLSI Signal Processing, Vol. 13, Nos. 2/3, pp. 203-222, Aug./Sept. 1996.