Single Chip Dual-Issue RISC Processor for Real-Time MPEG-2 Software Decoding

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 18, Issue 2, 1998, Pages 155-165

  Holmann, Edgar ^a,b,c   Yoshida, Toyohiko ^a,d,e,f,g,h   Yamada, Akira ^a,i   Uramoto, Shin Ichi ^a,j,k  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^c STANFORD UNIVERSITY   (United States)

^d MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^e KYOTO UNIVERSITY   (Japan)

^f IEEE

^g ACM

^h Inst Elec Commun Engineers Japan   (Japan)

ⁱ SHINSHU UNIVERSITY   (Japan)

^j KYUSHU UNIVERSITY   (Japan)

^k Microcomputer and ASIC Division   (Japan)

more..

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL EQUIPMENT; DATA STORAGE EQUIPMENT; DECODING; MICROCONTROLLERS; PROGRAM PROCESSORS; REAL TIME SYSTEMS; SIGNAL PROCESSING; ALGORITHMS; COMPUTER HARDWARE; DIGITAL SIGNAL PROCESSING; RANDOM ACCESS STORAGE;

DIRECT MEMORY ACCESS (DMA); MPEG-2 SOFTWARE DECODING; VARIABLE LENGTH DECODING (VLD); VIDEO BLOCKS; DIRECT MEMORY ACCESS; HUFFMAN DECODING; MICRO CONTROLLER UNIT; VARIABLE LENGTH DECODING;

COMPUTER SOFTWARE; DECODING;

EID: 0031997327     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (26)

1. T. Demura,T. Oto, K. Kitagaki, and S.Ishiwata et al, "A singlechip MPEG2 video decoder LSI," in ISSCC, 1994, pp.72-73.
2. M. Toyokura, M. Saishi, S. Kurohmaru, and K. Yamauchi et al, "A video DSP with a macroblock-level-pipeline and a SIMD type vector-pipeline architecture for MPEG2 CODEC," in ISSCC, 1994, pp. 74-75.
3. M. Matsui, H. Hara, K. Seta, and Y. Uetani et al, "200MHz video compression macrocells using low-swing differential logic, in ISSCC, 1994, pp. 76-77.
4. S. Uramoto, Y. Inoue, and A. Takabatake et al, "A 100 MHz 2-D discrete cosine transform core processor," Journal of Solid-State Circuits, vol. 27, April 1992, pp. 492-499.
5. U. Totzek, F. Matthiesen, S. Wohlleben, and T.G. Noll, "CMOS VLSI implementation of the 2D-DCT with linear processor arrays," in ICASSP, April 1990, pp. 937-940.
6. K. Nadehara, M. Hayashida, and I. Kuroda, "A low-power, 32-bit RISC processor with signal processing capability and its multiply-adder," in VLSI Signal Processing, VIII, October 1995, pages 51-60.
7. A. Charnas, A. Dalal, P. deDood, and P. Ferolito et al, "A 64b microprocessor with multimedia support," in ISSCC, 1995, pp. 178-179.
8. C.-G. Zhou, L. Kohn, D. Rice, I. Kabir, A. Jabbi, and X.-P. Hu, "MPEG video decoding with the UltraSPARC visual instruction set," in Compcon, Spring 1995, pp. 470-475.
9. R.B. Lee, "Accelerating multimedia with enhanced micropro" cessors," IEEE Micro, April 1995, pp. 22-32.
10. R.B. Lee, "Realtime MPEG video via software decompression on a PA-RISC processor," in Compcon, Spring 1995, pp. 186-192.
11. B. Case, "First trimedia chip boards PCI bus - VLIW mul" timedia engine aimed at PCs, set-top boxes," Microprocessor Report, vol. 9, 1995, pp. 22-25.
12. D. Epstein, "Chromatic raises the multimedia bar," Micropro"cessor Report, vol. 9, 1995, pp. 23-27.
13. T. Takayanagi, K. Nogami, F. Hatori, and N. Hatanaka et al, "350MHz time-multiplexed 8-port SRAM and word-size variable multiplier for multimedia DSP," in ISSCC, 1996, pp. 150-151.
14. E. Holmann, T. Yoshida, A. Yamada, and Y. Shimazu, "A VLIW processor for multimedia applications," in HOT Chips 8 Symposium, 1996, pp. 193-202.
15. T. Yoshida, Y Shimazu, A. Yamada, and E. Holmann et al, "A 2V 250MHz multimedia processor," in ISSCC, 1997, pp. 266-267.
16. International Organisation for Standardisation, Generic Coding of Moving Pictures and Associated Audio Information: Video, 1994. Recommendation ITU-T H.262. ISO/IEC 13818-2.
17. N. Ahmed, T. Natarajan, and K. R. Kao, "Discrete cosine transform," Trans. on Computers, vol. 23, 1974, pp. 90-93.
18. I. Kuroda, "Processor architecture driven algorithm optimiza-tion for fast 2D-DCT," in VLSI Signal Processing, VIII, 1995, pp. 481-490.
19. E. Feig and S. Winograd, "Fast algorithms for the discrete cosine transform," Trans. on Acoustics, Speech, and Signal Processing, vol. 40, 1992, pp. 2174-2193.
20. M.Al. Haque, A two-dimensional fast cosine transform," Trans. on Acoustics, Speech, and Signal Processing, vol. 33, 1985, pp. 1532-1539.
21. J. Makhoul, A fast cosine transform in one and two dimensions," Trans. on Acoustics, Speech, and Signal Processing, vol. 28, 1980, pp. 27-34.
22. W.-H. Chen, C.H. Smith, and S. C. Fralick, "A fast computational algorithm for the discrete cosine transform," Trans. on Comm., vol. 25,1977, pp.1004-1009.
23. C. Loeffler, A. Ligtenberg, and G. Moschytz, "Practical fast 1-D DCT algorithm with 11 multiplications," in ICASSP, 1989, pp. 988-991.
24. B.G. Lee, "A new algorithm to compute the discrete cosine transform," Trans. on Acoustics, Speech, and Signal Processing, vol. 32, 1984, pp. 1243-1245.
25. K. R. Rao and P. Yip, Discrete Cosine Transform: Algorithms, Advantages, Applications, San Diego, CA:Academic Press, 1990.
26. IEEE CAS Standards Committee for submission to the IEEE Standards Board, Standard Specification for the Implementations of 8x8 Inverse Discrete Cosine Transform, 1990.