Micropipelines

Communications of the ACM

Volumn 32, Issue 6, 1989, Pages 720-738

  Sutherland, I E ^a  

^a Sproull and Associates ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; LOGIC CIRCUITS;

EVENT LOGIC; MICROPIPELINES; TURING AWARD LECTURE;

COMPUTER SYSTEMS, DIGITAL;

EID: 0024683698     PISSN: 00010782     EISSN: 15577317     Source Type: Journal    
DOI: 10.1145/63526.63532     Document Type: Article

References (19)

1. Chaney, T.J., and Molnar, C.E. Anomalous behavior of synchronizer and arbiter circuits. IEEE Trans. Comput. C-22, 4 (Apr. 1973), 421-422.
2. Clark, W.A. Macromodular computer systems. In Proceedings of the Spring Joint Computer Conference, AFIPS, April 1967.
3. Clark, W.A., and Molnar, C.E. Macromodular computer systems. Computers in Biomedical Research, Vol. 4, R. Stacy and B. Waxman, Eds., Academic Press, New York, 1974, 45-85.
4. Dally, W.J., Seitz, C.L. Deadlock-free message routing in multiprocessor interconnection networks IEEE Trans. Comput. 36, 5 (May 1987), 547-553.
5. Dill, D.L., Nowick, S.M., and Sproull, R.F. Specification and automatic verification of self-timed queues. Computer Systems Laboratory Report, Stanford University, 1988.
6. Ebergen, J.C. Translating programs into delay-insensitive circuits. Ph.D. dissertation, Eindhoven University of Technology, 1987.
7. Levy, J.V. Buses, the skeleton of computer structures. In Computer Engineering, C.G. Bell, J.C. Mudge, and J.E. McNamara, Eds., Digital Press, 1978.
8. Miller, R.E. “Sequential Circuits”, Chapter 10, In Switching Theory, Vol 2, Wiley, NY, 1965.
9. Molnar, C.E., Fang, T.P., and Rosenberger, F.U. Synthesis of delay-insensitive modules. In Proceedings of the 1985 Chapel Hill Conference on VLSI, H. Fuchs, Ed., Computer Science Press, 1985.
10. Rem, M., van de Snepscheut, J.L.A., and Udding, J.T. Trace theory and the definition of hierarchical components. In Proceedings of the Caltech Conference on VLSI, 1983.
11. Rem, M. Trace theory and systolic computations. In Proc. PARLE (Parallel Architectures and Languages Europe), Vol 1, J.W. deBakker, A.J. Nijman, and P.C. Treleaven, Eds, Springer-Verlag, 1987, pp. 14-34.
12. Rosenberger, F.U., Molnar, C.E., Chaney, T.J., et al. Q-modules: Locally clocked delay-insensitive modules. IEEE Trans. Comput. 37, 9 (Sept. 1988), 1005-1018.
13. Seitz, C.L. System Timing. In Introduction to VLSI Systems, C.A. Mead and L.A. Conway, Eds., Addison-Wesley, 1980.
14. Sproull, R.F., and Sutherland, I.E. A clipping divider. FJCC 1968, Thompson Books, Washington, D.C., 765.
15. Sutherland, I.E., and Hodgman, G.W. Reentrant polygon clipping. Commun. ACM 17, 1 (Jan. 1974), 32-42.
16. Sutherland, I.E. Asynchronous queue system, U.S. Patent 4, 679, 213, July 7, 1987.
17. Sutherland, I.E., Asynchronous first-in-first-out register structure. US Patent Pending.
18. Sutherland, I.E. Asynchronous pipelined data processing system. US Patent pending.
19. Udding, J.T. A formal model for defining assifying delay-insensitive circuits and systems. J. Distrib. Comptg. 1, 1986, 197-204.